Match Document Document Title
9042194 Refresh method, refresh address generator, volatile memory device including the same  
A refresh method for a volatile memory device includes refreshing memory cells of a first set of rows of an array at a first refresh rate having a first refresh period, the first refresh rate...
9025400 Semiconductor storage device  
A semiconductor storage device according to the present embodiment includes a plurality of memory units respectively comprising a plurality of memory cells. A data bus is shared by the memory...
8995174 Semiconductor integrated circuit  
A semiconductor device includes NAND gates and switches to form a circuit to hold data, and a capacitor electrically connected to the circuit via a transistor to store the data held in the...
8923051 Semiconductor memory apparatus and method for driving the same  
A semiconductor memory apparatus includes: a memory block including first and second planes; and a reset signal generator configured to generate a first reset signal by logically combining a first...
8924661 Memory system including a controller and processors associated with memory devices  
A data storage system includes a plurality of non-volatile memory devices arranged in one or more sets, a main controller and one or more processors. The main controller is configured to accept...
8873326 Memory device  
A memory device includes a plurality of memory blocks configured to be refreshed in response to respective refresh signals; a command decoder configured to decode an external input command to...
8867573 Transferring data between asynchronous clock domains  
A device comprises an integrated circuit having first and second domains, the first domain having a first clock boundary module; and the second domain having a second clock boundary module. The...
8854895 Semiconductor memory device  
A sense amplifier circuit is divided into a plurality of sense amplifier groups. The plurality of sense amplifier groups are each further divided into a plurality of sense units. A sense amplifier...
8797808 Semiconductor device and semiconductor memory device  
A semiconductor device includes: a non-volatile memory unit; a data bus configured to transfer data outputted from the non-volatile memory unit; a selection signal generation unit configured to...
8750068 Memory system and refresh control method thereof  
A memory system and a refresh control method thereof are provided. The memory system includes a semiconductor memory device including a plurality of memory cells and a memory controller configured...
8705285 Sequence detection for flash memory with inter-cell interference  
A system including a read module and a sequence detector module. The read module is configured to read a plurality of memory cells located along a bit line or a word line of a memory array and to...
8687450 Semiconductor device  
Provided is a semiconductor device which performs a refresh operation by sequentially counting a refresh address including a main word line address, a mat address, and a sub word line address in...
8687454 Semiconductor storage apparatus and semiconductor integrated circuit  
In a semiconductor storage apparatus, an internal address generation unit generates, when receiving successive first and second external addresses, from the second external address an internal...
8659973 Sequential-write, random-read memory  
In one embodiment, a method includes, in response to assertion of a write-enable signal at a memory array that comprises a plurality of words, sequentially and at a first clock frequency writing...
8611177 Semiconductor device including latency counter  
For example, a semiconductor device includes a first latency counter, which selects whether to give an odd-cycle latency to an internal command signal; and a second latency counter, which gives a...
8576656 Latency counter, semiconductor memory device including the same, and data processing system  
A latency counter includes an input selecting circuit that selects one of a plurality of signal paths and supplies an internal command to the selected signal path, a shift circuit that switches a...
8437217 Storing operational information in an array of memory cells  
The present disclosure includes methods, devices, modules, and systems for storing operational information in an array of memory cells. One method embodiment includes storing data units of...
8432763 Integrated circuit  
An integrated circuit includes a plurality of data lines on which data aligned by a plurality of pulse signals are loaded, a plurality of transfer lines, a data transfer unit configured to...
8416639 Multi-chip package and method of operating the same  
A multi-chip package includes a plurality of memory chips for performing a content addressable memory (CAM) read operation in response to a command signal for the CAM read operation and an address...
8406077 Multi-voltage level, multi-dynamic circuit structure device  
In a particular embodiment, a method includes discharging a first dynamic node at a first discharge circuit of a first dynamic circuit structure in response to receiving an asserted discharge...
8400869 Semiconductor memory module  
A semiconductor device includes a plurality of semiconductor memories, a clock signal synchronization circuit, and a first circuit. The clock signal synchronization circuit is electrically coupled...
8379819 Indexing recordings of telephony sessions  
Improved indexing of telephony sessions is achieved by: (a) receiving, during the recording of the telephony session or during a playback of the recording, an indication including parameters which...
8358557 Memory device and method  
A method of accessing a memory device multiple times in a same time period can include, in a first sequence of accesses, starting an access operation to one of a plurality of banks in synchronism...
8358549 Semiconductor memory device, memory test method and computer program for designing program of semiconductor memory device  
A semiconductor memory device includes: a plurality of RAM macros; and a test control circuit configured to correlate the plurality of RAM macros with a plurality of memory test execution periods....
8339874 Sequence detection for flash memory with inter-cell interference  
A memory integrated circuit (IC) includes a read module and a sequence detector module. The read module reads S memory cells (cells) located along one of a bit line and a word line and generates S...
8339887 Double line access to a FIFO  
An apparatus comprising a write data buffer circuit, a memory, and a read data buffer circuit. The write data circuit may be configured to present data in a second format in response to data...
8325556 Sequencing decoder circuit  
A memory-array decoder operably coupled to a memory array comprising a sequence of rows and receiving as input a plurality of address bits includes first and second decoder stages. The first...
8289802 System and memory for sequential multi-plane page memory operations  
A system and method for performing memory operations in a multi-plane flash memory. Commands and addresses are sequentially provided to the memory for memory operations in memory planes. The...
8254204 Burst address generator and test apparatus including the same  
A burst address generator includes a burst bit counter for receiving at least one burst bit, and increasing or decreasing the at least one burst bit, a burst bit splitter for receiving the...
8238148 Semiconductor device having architecture for reducing area and semiconductor system including the same  
A semiconductor device having an architecture for reducing an area is provided. The semiconductor device includes a memory cell array including a plurality of non-volatile memory cells, a...
8208322 Non-volatile memory control  
Methods and apparatus for use in a memory system having a non-volatile memory and a controller for limiting the number of non-volatile memory arrays from a plurality of available arrays accessed...
8199604 Flash memory device and erase method using the same  
A flash memory device includes a plurality of memory blocks and a plurality of block selection circuits corresponding to the plurality of memory blocks. All of the block selection circuits are...
8184493 Semiconductor memory device and system  
A semiconductor memory device includes a memory cell array including primary word lines and one or more redundant word lines, a timing signal generating circuit configured to generate a refresh...
8149643 Memory device and method  
A memory device and method may include separating alternating read and write accesses to different banks of a memory device.
8135923 Method for protocol enhancement of PCI express using a continue bit  
In a method for enabling a root device to access a plurality of memory locations in an address space in an endpoint device, a first access is sent to the endpoint device by transmitting a first...
8107294 Read mode for flash memory  
A method for reading a nonvolatile memory array including an array of memory cells, each memory cell including a substrate, a control gate, a charge storage element, a source region and a drain...
8085605 Sequence detection for flash memory with inter-cell interference  
A memory integrated circuit (IC) includes a read module and a sequence detector module. The read module reads S memory cells (cells) located along one of a bit line and a word line and generates S...
8059476 Control component for controlling a delay interval within a memory component  
Disclosed herein are embodiments of an asynchronous memory device that use internal delay elements to enable memory access pipelining. In one embodiment, the delay elements are responsive to an...
8050131 System and memory for sequential multi-plane page memory operations  
A system and method for performing memory operations in a multi-plane flash memory. Commands and addresses are sequentially provided to the memory for memory operations in memory planes. The...
8045368 Phase-change memory device  
A phase-change memory device performs a buffer program operation in response to a buffer program command sequence. The phase-change memory device includes a page buffer unit configured to store a...
8040751 Semiconductor memory device  
A semiconductor memory device has a command decoder responsive to a plurality of commands to set the semiconductor memory device to a normal mode, for generating control signals corresponding to...
8019194 Digital audio and video recording and storage system and method  
An integrated apparatus is disclosed that can directly connect to a portable digital video camera and can record uncompressed video and audio data, along with associated metadata, in the field and...
8004912 Block redundancy implementation in hierarchical rams  
The present invention relates to a system and method for providing redundancy in a hierarchically memory, by replacing small blocks in such memory. The present invention provides such redundancy...
7983111 Memory controller for controlling memory and method of controlling memory  
A memory controller for controlling a memory that operates in synchronization with a clock signal, wherein the memory sequentially outputs data of addresses starting from a target address in...
7961536 Memory device and methods thereof  
A device includes a memory configured so that, in the event that one pass-gate transistor associated with a bit cell is determined to be excessively weak such that reading the bit cell could be...
7944762 Non-volatile memory control  
Methods and apparatus for use in a memory system having a non-volatile memory and a controller for limiting the number of non-volatile memory arrays from a plurality of available arrays accessed...
RE42310 Dual-addressed rectifier storage device  
A read-only data storage and retrieval device is presented having no moving parts and requiring very low power. Addressing can be accomplished sequentially where the address increments...
7881134 Replacing defective columns of memory cells in response to external addresses  
Electronic systems and methods of operating memory devices are provided. In one such embodiment, a memory device receives an external address that addresses a non-defective column of memory cells...
7859914 Non-volatile memory device, non-volatile memory system and control method for the non-volatile memory device in which driving ability of a selector transistor is varied  
The control method includes a step of varying driving ability of a selector transistor which selects a diffusion layer in a selected memory cell and a diffusion layer of at least one non-selected...
7848176 Semiconductor memory device  
A word control circuit activates word lines corresponding to a start row address and a next row address overlappingly in the continuous mode. Accordingly, even in the case where the start address...