Match
|
Document |
Document Title |
|
8957705 |
Phase frequency detector
Described is an apparatus comprising: a first phase frequency detector (PFD) to determine a coarse phase difference between a first clock signal and a second clock signal, the first PFD to... |
|
8947167 |
Reference-less frequency detector
Embodiments provide a reference-less frequency detector that overcomes the “dead zone” problem of conventional circuits. In particular, the frequency detector is able to accurately resolve the... |
|
8896348 |
Semiconductor apparatus
In a semiconductor device, there are provided first to third pairs of nMOS transistors between a GND and two sense nodes and first to third pairs of pMOS transistors between the two sense nodes... |
|
8866511 |
Matrix phase detector
A method and a system are provided for clock phase detection. A first set of delayed versions of a first clock signal is generated and a second set of delayed versions of a second clock signal is... |
|
8866517 |
Power system data acquisition systems
A system comprising an interface configured to condition a signal associated with a power system; a clock module configured to generate a synchronization signal; and a module coupled to the... |
|
8823564 |
Sampling circuit, A/D converter, D/A converter, and codec
A sampling circuit includes a continuous section which is a circuit for transmitting a continuous signal; a digital section for transmitting a signal which is sampled and quantized; and a sampling... |
|
8610476 |
Apparatus and methods for lock detection for semi-digital and fully-digital clock data recovery
One embodiment relates to a lock detection circuit. The lock detection circuit includes at least a dither detection circuit and a lock filter. The dither detection circuit maintains a... |
|
8604835 |
Semiconductor apparatus
In a semiconductor device, there are provided first to third pairs of nMOS transistors between a GND and two sense nodes and first to third pairs of pMOS transistors between the two sense nodes... |
|
8502609 |
Reference-less frequency detector
Embodiments provide a reference-less frequency detector that overcomes the “dead zone” problem of conventional circuits. In particular, the frequency detector is able to accurately resolve the... |
|
8497708 |
Fractional-rate phase frequency detector
A phase frequency detector detects the difference between the edges of a fractional-rate recovered clock signal and the edges within a serial data bit stream, where the edges within the serial... |
|
8302054 |
Retiming of multirate system
Methods and apparatuses for retiming of multirate system for clock period minimization with a polynomial time without sub-optimality. In an embodiment, a normalized factor vector for the nodes of... |
|
8207770 |
Digital phase lock loop
An apparatus may comprise a time-to-digital circuit architecture. Other embodiments are described and claimed. |
|
8111106 |
Switched phase and frequency detector based DPLL circuit with excellent wander and jitter performance and fast frequency acquisition
Some embodiments of the present invention may include a DPLL circuit comprising a firmware. The firmware may comprise a re-sampled NCO phase detector capable of receiving a reference clock timing... |
|
7795926 |
Phase detector for half-rate bang-bang CDR circuit
A phase detector, including a sampling device, a comparing device, and an output device, is provided. The sampling device samples a data signal according to a plurality of clock signals, so as to... |
|
7764088 |
Frequency detection circuit and detection method for clock data recovery circuit
A frequency detection circuit and a detection method thereof suitable for a clock data recovery (CDR) circuit are provided. The frequency detection circuit includes a phase detector, a first... |
|
7764759 |
Linear sample and hold phase detector for clocking circuits
Linear sample and hold phase detectors are disclosed herein. An example phase detector is coupled to an input data signal and a recovered clock signal and includes a linear phase difference... |
|
7755397 |
Methods and apparatus for digital phase detection with improved frequency locking
Methods and apparatus are provided for digital phase detection with improved frequency locking. A phase detector is disclosed for evaluating a phase difference between a clock signal and a... |
|
7692501 |
Phase/frequency detector and charge pump architecture for referenceless clock and data recovery (CDR) applications
A stream of data may flow over a fiber or other medium without any accompanying clock signal. The receiving device may then be required to process this data synchronously. Embodiments describe... |
|
7671671 |
Device and method for the demodulation of modulated electric signals
A demodulation device (1) in semiconductor technology is disclosed. The device (1) is capable of demodulating an injected modulated current. The device (1) comprises an input node (IN1), a... |
|
7586335 |
Digital phase detector and a method for the generation of a digital phase detection signal
The present invention concerns a digital phase detector (PD) and also a method for digital phase detection, as can in particular be used e.g. in a so-called phase locked loop (PLL). According to... |
|
7501861 |
Phase-difference detecting apparatus and method
A phase-difference detecting method is for detecting phase difference between a first signal and a second signal of the same frequency. First, generate a detection signal. Next, sample the... |
|
7376201 |
System and method for reducing crest factor of signal
A new system and method is developed for reducing the crest factor of a signal. The system includes a large signal extraction module for receiving the input signal and the magnitude of the input... |
|
7325175 |
Phase adjust using relative error
A system may adjust the times at which data is sampled by separate sampling mechanisms. Here, it may be desirable to ensure that one sampler samples data at substantially the same time as the... |
|
7310397 |
Data recovery circuit, phase detection circuit and method for detecting and correcting phase conditions
In the data recovery circuit of the invention, a first group of sampling clock pulses is used for sampling approximately the central portions of the data bits in an incoming data stream to produce... |
|
7227919 |
Data sampler for digital frequency/phase determination
A digital circuit and method for forming number streams for frequency and/or phase comparison of digital or digitized signals, referred to herein as clock signals, where typically one of the clock... |
|
7119582 |
Phase detection in a sync pulse generator
A phase detector and phase detection method for a sync pulse generator operable in a clock synchronizer that effectuates data transfer between first circuitry disposed in a first clock domain and... |
|
7034723 |
Timing comparator, data sampling apparatus, and testing apparatus
A data sampling apparatus includes plural stages of first variable delay elements for sequentially delaying a data signal by a first delay amount, plural stages of second variable delay elements... |
|
7027545 |
Data sampler for digital frequency/phase determination
The present invention, generally speaking, provides a digital circuit and method for forming number streams for frequency and/or phase comparison of digital or digitized signals, referred to... |
|
6952138 |
Generation of a phase locked loop output signal having reduced spurious spectral components
The present invention helps to mitigate and reduce the amount of interfering signals (e.g. RF leakage) that enter the phase detector of a phase locked loop by acting as a less than perfect... |
|
6950956 |
Integrated circuit with timing adjustment mechanism and method
An integrated circuit device includes a receiver, a register and a clock circuit. The receiver samples data from an external signal line in response to an internal clock signal. The register... |
|
6806741 |
Phase comparator capable of performing stable phase comparison for high frequency band
A phase comparator includes a phase comparison unit performing a phase comparison. The phase comparison unit carries out a switching operation according to the exclusive OR between two signals to... |
|
6806742 |
Phase detector for low power applications
A low-power phase detector with differential output may comprise a control signal generator. In one embodiment, two cyclic waveforms whose phase relationship is to be measured may be input to a... |
|
6753704 |
Sampling phase detector
The invention proposes a sampling phase detector in which a first sampling transistor with a very high sensitivity determines the phase of a signal to be sampled. A signal representative of the... |
|
6674309 |
Differential time sampling circuit
A method and apparatus for measuring and controlling the phase difference or time difference between two signals is presented. In some embodiments two sample and hold (S/H) circuits are arranged... |
|
6671755 |
System for data capture from a rotor
A data capture system (1) has modular amplifier circuits (10) connected to modular capture circuits (11) within a rotor 2. Each capture circuit (11) has an FPGA (26) operation according to... |
|
6614314 |
Non-linear phase detector
A non-linear phase detector includes a retiming stage and a phase synchronization stage. The retiming stage is coupled to a data signal and a recovered clock signal. The retiming stage is... |
|
6538475 |
Phase detector
A phase detector and corresponding method. The phase detector detects a transition of a first signal and generates an output signal having a first value if a transition of a second signal occurs... |
|
6525521 |
Sample and hold phase detector having low spurious performance and method
A method for lowering the spurious output of a sample and hold phase detector includes the steps of charging a ramp node (502) to a first voltage level after a sample period (606) has occurred.... |
|
6509802 |
PLL-tuning system having a phase detector with a sampling frequency equal to a reference frequency
A time discrete PLL-tuning system includes a phase detector and a voltage-controlled oscillator (VCO) for tuning the frequency (fVCO) thereof to a frequency equal to N/M times a reference... |
|
6420918 |
Phase control for oscillators
A phase locked loop, comprising: a controllable oscillator requiring a control signal having a given bias voltage for generating a clock signal; an integrator for developing the control signal; a... |
|
6333679 |
Phase locked loop arrangement in which VCO frequency is a fraction of reference frequency
In a phase locked loop arrangement of a frequency synthesiser, a signal outputted from a voltage controlled oscillator is locked to a reference oscillator. A phase detector is arranged so that the... |
|
6317006 |
Frequency synthesizer utilizing phase shifted control signals
A method and apparatus for synthesizing high-frequency signals, such as wireless communication signals, includes a phase-locked loop (PLL) frequency synthesizer with a variable capacitance voltage... |
|
6263032 |
Phase detector estimator
A phase detector for a timing control loop provided in a signal sampling system to control taking samples by a sampler of input signals provided to a signal sampling system to result in a signal... |
|
6150891 |
PLL synthesizer having phase shifted control signals
The synthesis of high-frequency signals, such as wireless communication signals, includes a phase-locked loop (PLL) frequency synthesizer with a variable capacitance voltage controlled oscillator... |
|
6107890 |
Digital phase comparator and frequency synthesizer
The phase of a pulsed test signal is measured with reference to a reference signal of constant frequency by sampling the test signal at times determined by transitions in the reference signal and... |
|
6094101 |
Direct digital frequency synthesis enabling spur elimination
The present invention, generally speaking, provides improved methods of generating clean, precisely-modulated waveforms, at least partly using digital techniques. In accordance with one aspect of... |
|
6072344 |
Phase-locked loop (PLL) circuit containing a phase detector for achieving byte alignment
A parallel sampling receiver is disclosed that utilizes a sampled binary phase detector (SBPD) to achieve byte alignment. A parallel sampling receiver utilizes five parallel sampled phase... |
|
6072336 |
Sampling circuit system
A sampling circuit system enhances sampling resolution without increasing frequencies of clock signals for sampling. An input waveform is input to a first group of sampling circuits and a sampling... |
|
6069849 |
Method and system for measuring signal propagation delays using the duty cycle of a ring oscillator
A circuit measures the signal propagation delay through a selected test circuit. The test circuit is provided with a feedback path so that the test circuit and feedback path together form a... |
|
6049297 |
Digital phase measuring system and method
A digital phase measuring system and method for measuring the phase difference between two signals including generating quadrature clock signals for a first reference signal, converting a second... |