Match Document Document Title
8982999 Jitter tolerant receiver  
An embodiment of the invention includes a receiver with reduced error terms and incoming jitter tracking that improves jitter tolerance. An embodiment provides these benefits based on a voltage...
8948299 Pulse converting and shaping communication device  
A communication device includes: a converting part converting a data signal from a non-return-to-zero signal to a return-to-zero signal; a trigger flip-flop inverting an output signal every time...
8912832 Signal transmission/reception system  
A signal transmission/reception system includes a transmission line, a signal transmission circuit configured to generate a transfer signal and transfer the transfer signal through the...
8896357 Integrated processor and CDR circuit  
A system may include a clock and data recovery circuit that includes one or more analog components. The system may also include a digital control circuit configured to control the clock and data...
8786343 Method, apparatus and system for sensing a signal with automatic adjustments for changing signal levels  
The present specification provides a method, apparatus and system for sensing a signal with automatic adjustments for changing signal levels. A novel fractional peak discriminator circuit is...
8786342 GaN HEMT power transistor pulse leveling circuit  
An apparatus comprising an RF circuit, a converter circuit, an amplifier, and a delay circuit. The RF circuit may be configured to generate (i) an output signal and (ii) a first intermediate...
8736306 Apparatuses and methods of communicating differential serial signals including charge injection  
Apparatuses and methods are disclosed, including an apparatus that includes a differential driver with charge injection pre-emphasis. One such apparatus includes a pre-emphasis circuit and an...
8724764 Distortion tolerant clock and data recovery  
A system can include a phase detector configured to generate a phase error signal indicating a phase error of an input signal compared to an output signal and a first filter coupled to the phase...
8686778 Integrated pulse-control and enable latch circuit  
The described embodiments provide a configurable clock circuit. The clock circuit includes a control and enable circuit and a clock distribution circuit. During operation, when a signal on an...
8643411 System for generating gated clock signals  
A system for generating a gated clock signal includes an AND gate and a clock gating cell. The AND gate receives a reset signal and an input clock signal and generates a clock signal that is...
8638251 Delay compensation for sigma delta modulator  
A continuous time delta-sigma modulator is provided that includes an integrator stage including a plurality of integrators; a quantizer to receive an input signal from the integrator stage and...
8629702 Digital clock regenerator  
A sampling unit (110) receives an input clock signal (CLKin) having a varying period time, and samples the input clock signal (CLKin) based on a sampling clock signal (CLKsmpl) that has a...
8624645 Multi phase clock signal generator, signal phase adjusting loop utilizing the multi phase clock signal generator, and multi phase clock signal generating method  
A multi-phase clock signal generator, comprising: a ring phase shifting loop, including a plurality of controllable delay cells, for generating output clock signals having different phases via the...
8595543 Method and circuit for trimming an internal oscillator of a USB device according to a counting number between a first and second clock count value  
A circuit and method for trimming an internal oscillator of a USB device that generates a clock signal as a frequency source of the USB device detect an end of packet from an input data stream to...
8570078 CDR circuit  
A CDR circuit includes a clock recovery circuit that generates, from an external clock, a first clock with which data of a received data signal is to be sampled and a second clock with which an...
8549343 Timing recovery apparatus and method thereof  
A multimedia processing system for processing a program stream containing a program clock reference information. The system comprises a clock generator, a timer, a modifier, a processing unit, a...
8482333 Reduced voltage swing clock distribution  
A system and method for reducing power consumption within clock distribution on a semiconductor chip. A 4-phase clock generator within a clock distribution network provides 4 non-overlapping clock...
8358162 Buffer circuit and duty cycle correction method using same  
A buffer circuit includes an amplifier circuit amplifying a difference between an input signal and a reference signal, providing a branch current that varies with a duty cycle of the input signal,...
8305128 Spurious pulse generator  
According to a spurious pulse generator of this invention, integrating circuits are provided at a plurality of stages for carrying out integrating operations about time and outputting a spurious...
8300755 Timing recovery circuit, communication node, network system, and electronic device  
A comparison period determiner (110) detects whether or not a change occurs in received data during a comparison period including a timing at which a rising edge of a reference clock occurs. A...
8295424 Data receiving apparatus and method  
A data receiving apparatus and method includes a current-voltage conversion block, which receives a current-type transmit signal including data and a clock signal inserted into the data at a...
8295386 Nonlinear filter and transmission circuit  
A nonlinear filter includes: a determination unit that determines, based on I and Q signals inputted into the determination unit, whether or not to perform pulse insertion; a rotation detector...
8294499 Clock signal generation circuit for reducuing current consumption, and semiconductor device having the same  
In an example embodiment, the semiconductor device includes a clock signal generation circuit. The clock signal generation circuit is configured to generate at least one control clock signal in...
8269545 Fail safe adaptive voltage/frequency system  
A system on chip (SoC) has a digital domain. An adaptive voltage/frequency scaling circuit includes a critical path replica circuit with respect to that digital domain. The critical path replica...
8258815 Clock generator circuits for generating clock signals  
The present invention relates to a circuit for generating a clock signal. The circuit comprises a current source to generate a reference current and provide a first voltage V1, a first current...
8232844 Synchronous oscillator, clock recovery apparatus, clock distribution circuit, and multi-mode injection circuit  
Disclosed herein is a synchronous oscillator including at least one injection circuit having an injection signal input terminal, an internal clock signal input terminal, and a clock output...
8212599 Temperature-stable oscillator circuit having frequency-to-current feedback  
A signal generating circuit and method are disclosed that do not require a phase-locked-loop and a low frequency temperature-stable oscillator. The method may include generating an oscillating...
8194715 Apparatus and method for generating a monocycle  
An apparatus for generating a monocycle comprises an input signal source (76) for providing an input signal, and a step recovery diode (SRD) (80) for receiving the input signal and producing an...
8181058 Clock-data-recovery technique for high-speed links  
A receiver circuit is described. In the receiver circuit, an analog-to-digital converter (ADC) generates first samples of a data signal based on a first clock signal, and a clock-data-recovery...
8175205 Clock data recovery circuit capable of generating clock signal synchronized with data signal  
A phase comparison circuit detects a phase difference between a data signal and the output from a variable delay circuit. A Code Operator detects a value of a control code corresponding to a delay...
8155215 Transmission system, transmitter, receiver, and transmission method  
There is provided a circuit constituted by small-sized and simple logical gates which reduces the bit errors generated in a data sequence received by a receiver. A transmission system, in which a...
8138812 Device for generating clock in semiconductor integrated circuit  
Various embodiments of a semiconductor integrated circuit. According to one exemplary embodiment, a semiconductor integrated circuit includes a multi-phase clock generator that is configured to...
8046623 Timing recovery apparatus and method thereof  
A multimedia processing system for processing a program stream containing a program clock reference information. The system comprises a clock generator, a timer, a modifier, a processing unit, a...
8023555 Repeater circuit  
A repeater circuit configured to duplicate or otherwise coordinate signal transitions between state conductors, such as for use in asynchronous communication systems. The repeater circuit may...
8001410 Efficient clocking scheme for ultra high-speed systems  
There is provided a system for comparing the phase characteristics of three generated clock signals, each having a unique phase relationship with an original clock signal, with the original clock...
7940104 Signal generating apparatus, filter apparatus, signal generating method and filtering method  
There is provided a signal generating apparatus including: a multiphase oscillating portion for generating a number of base signals having the same frequency and a predetermined phase difference...
7936199 Apparatus and method for external to internal clock generation  
A phase recombination circuit includes a first phase input and a first one-shot pulse generator adapted to receive the first phase input and produce a first signal to pull a signal to a first...
7932751 Frequency mode selection discriminator and low pass filter  
A circuit is described that detects high and low frequencies and additional clock frequencies and outputs a signal that indicates a high, a low frequency or an additional mode. When in the low...
7924076 Data recovery circuit  
Provided is a data recovery circuit including an input data phase detection circuit for outputting a gate signal synchronized with a rising phase of input data, a gated multiphase oscillator for...
7915936 Output signal error detection, circumvention, signal reconstruction and recovery  
A method of dealing with anomalies in an output signal is provided. The method includes monitoring transitions in the output signal. When transitions do not occur at expected times, detecting an...
7876141 Synchronization pulse generator with forced output  
A generator of synchronization pulses intended for at least two registers, including a first input intended to receive a clock signal and at least one output intended to deliver the pulses on the...
7868680 Semiconductor input/output control circuit  
In a synchronous semiconductor device (250), an input/output control circuit is formed of a clock input I/O (260), a clock control signal input I/O (270) and a signal change detection circuit...
7822158 Clock data recovery circuit capable of generating clock signal synchronized with data signal  
A phase comparison circuit detects a phase difference between a data signal and the output from a variable delay circuit. A Code Operator detects a value of a control code corresponding to a delay...
7705646 Threshold correction circuit, integrated circuit with threshold correction function, and circuit board with threshold correction function  
In order to monitor various types of noises which are to be introduced on signals through signal lines on a circuit board and automatically adjust the thresholds for signal state discriminations...
7594150 Fault-tolerant architecture of flip-flops for transient pulses and signal delays  
A method and apparatus for a structure of a flip-flop that is tolerant to the noise pulses occurring due to the presence of crosstalk faults by sampling the input data multiple times before and...
7583459 Method and apparatus for write precompensation in a magnetic recording system  
A phase interpolator is provided that, in one implementation, includes an output node, a plurality of phase input circuits, and a plurality of switches corresponding to the plurality of phase...
7558357 Systems and methods for reducing frequency-offset induced jitter  
Methods and apparatus nullify an intrinsic jitter component in a digital clock recovery circuit induced by a time base frequency difference between an incoming data signal and a local...
7542533 Apparatus and method for calibrating the frequency of a clock and data recovery circuit  
Embodiments of the invention include an apparatus and method for continuously calibrating the frequency of a clock and data recovery (CDR) circuit. The apparatus includes a delay arrangement that...
7539243 Method and system for low-power integrating decision feedback equalizer with fast switched-capacitor feed forward path  
A method and system for decision feedback equalization for digital transmission systems is provided. Low-power integrating decision feedback equalization with fast switched-capacitor paths are...
7519750 Linear burst mode synchronizer for passive optical networks  
The present invention discloses a host receiver synchronizer for passive optical networks, and in particular a burst clock data recovery circuit in a host receiver in a bursty asynchronous...