Matches 1 - 50 out of 407 1 2 3 4 5 6 7 8 9 >

AcclaimIP-ad

Match Document Document Title
US20140314070 PRECISE TEMPERATURE AND TIMEBASE PPM ERROR ESTIMATION USING MULTIPLE TIMEBASES  
Methods and systems for precise temperature and timebase PPM error estimation using multiple timebases may comprise in an electronic device comprising a plurality of timebases and measuring a...
US20110302443 Method and System for Synchronizing Multiple Secure Clocks  
A method for synchronizing secure clocks in a system without using any external clock, a system configured to perform the method, and a computer medium storing system code. Each secure clock is...
US20140143582 METHOD AND APPARATUS FOR SYNCHRONIZING HEARING INSTRUMENTS VIA WIRELESS COMMUNICATION  
A hearing assistance system including a hearing instrument designated as a master device and at least another hearing instrument designated as a slave device. The master device is communicatively...
US20120151244 Method and System for Precise Temperature and Timebase PPM Error Estimation Using Multiple Timebases  
Methods and systems for precise temperature and timebase ppm error estimation using multiple timebases may comprise measuring a coarse reading of a temperature corresponding to the plurality of...
US20110138213 Clock Integrated Circuit  
The clock circuit of an integrated circuit operates with variations such as temperature, ground noise, and power noise. Various aspects of an improved clock integrated circuit address one or more...
US20100305764 Method and apparatus for emergency remote control of irrigation  
A method and apparatus for controlling application of water in an irrigation cycle controlled by a non-centralized irrigation controller by receiving a water management command including, but not...
US20120023357 CYCLEMASTER SYNCHRONIZATION IN A DISTRIBUTED BRIDGE  
A method of synchronizing cyclemasters over a distributed bridge is disclosed. The method comprises: a local portal sending a synchronization signal to a peer portal through a bridge fabric upon...
US20100325263 SYSTEMS AND METHODS FOR STATISTICS EXCHANGE BETWEEN CORES FOR LOAD BALANCING  
Systems and methods for consolidating metrics and statistics used for load balancing by a plurality of cores of a multi-core intermediary are disclosed. A timer operating on each packet engine of...
US20150121115 MULTI-PROTOCOL I/O INTERCONNECT TIME SYNCHRONIZATION  
Described are embodiments of methods, apparatuses, and systems for time synchronization of a multi-protocol I/O interconnect of computer apparatus. A method for synchronizing time across the...
US20130013951 Method for Synchronizing an Operating Clock with a Time Clock of an Automation Network  
A method for synchronizing an operating clock with a time clock in an automation network comprising a plurality of sync slaves that are to be coordinated and a time sync master, wherein the...
US20110185216 Time Synchronization Method and System for Multicore System  
A time synchronization method and system for a multi-core system are provided. The time synchronization method comprises: establishing at least one clock synchronization domain, and respectively...
US20130080815 SYNCHRONIZING TIMING OF COMMUNICATION BETWEEN INTEGRATED CIRCUITS  
An integrated circuit includes a first pipeline with multiple stages of asynchronous circuits. Note that a stage in the first pipeline communicates with a stage in a corresponding second pipeline...
US20110314322 TIME SYNCHRONIZATION SYSTEM AND SERVER USING SAME  
A time synchronization system includes a host system, a BIOS module, a BMC module, and a RTC module. The BIOS module is embedded in the host system. The BMC module is connected with the BIOS...
US20130138991 CLOCK SYNCHRONIZATION IN AN IMPLANTABLE MEDICAL DEVICE SYSTEM  
This disclosure is directed to the synchronization of clocks of a secondary implantable medical device (IMD) to a clock of a primary IMD. The secondary IMD includes a communications clock. The...
US20130013952 Method for Integration of Systems with Only One Sync Domain for Time of Day and Clock Pulse Synchronization into a Global Time of Day Synchronization Domain  
A method for synchronizing the operating clock and the timing clock of a subordinate domain of an automation network, wherein sync slaves are synchronized by a clock sync master with respect to an...
US20120072758 ANALYSIS AND VISUALIZATION OF CLUSTER RESOURCE UTILIZATION  
An analysis and visualization depicts how an application is leveraging processor cores of a distributed computing system, such as a computer cluster, in time. The analysis and visualization...
US20110208953 EVENT TIME MANAGEMENT IN AN ELECTRIC VEHICLE CHARGING STATION WITHOUT A BATTERY-BACKED REAL TIME CLOCK  
An electric vehicle charging station, which does not include a battery-backed Real Time Clock, is in a charging station network managed by a charging station network server. Upon booting, the...
US20120079310 COMMUNICATION SYSTEM, COMMUNICATION INTERFACE, AND SYNCHRONIZATION METHOD  
An interface board includes a synchronizer that synchronizes a first time that is a time of the interface board to a base time based on a master synchronization signal that is supplied by an...
US20150026504 CONTROLLER TIMING SYSTEM AND METHOD  
A controller timing system according to an exemplary aspect of the present disclosure includes, among other things, a master controller to generate a timing signal, a first slave controller...
US20090327790 METHOD FOR SYNCHRONIZING A PLURALITY OF DRIVES, AND A DRIVE OPERATED WITH THE METHOD  
In a machine with a supervisory unit and several drives, contour discrepancies can be eliminated and synchronization simplified by using a line which is commonly employed for actuating a drive,...
US20120124444 Sleep Clock Error Recovery Scheme  
A wireless device includes a functional unit, a wireless transceiver, an antenna and a clock. The wireless transceiver and antenna are coupled to the functional unit. The clock is coupled to the...
US20110161701 REGULAR OR DESIGN APPLICATION  
An electronic timer system includes a counter-based time generator for continuously generating raw base time, and a translator for translating between raw base time and local precise time. The...
US20140281651 SERIAL PERIPHERAL INTERFACE AND METHODS OF OPERATING SAME  
Serial peripheral interfaces and methods of operating the same are provided. An apparatus can have a serial peripheral interface (SPI) including a first command state machine (CSM), and a second CSM.
US20100017634 DUAL-MODE COMMUNICATION APPARATUS AND POWER MANAGEMENT METHOD THEREOF  
A dual-mode communication apparatus and a method thereof are provided. The dual-mode communication apparatus comprises a microprocessor, a first tick generator, a second tick generator, and an...
US20150198969 SYSTEMS AND METHODS FOR RESOLVING CLOCK TIME BETWEEN ASYNCHRONOUS TIME DOMAINS  
The techniques for resolving asynchronous clock times include determining at least a high resolution time period and a low resolution time period for a clock of a first time domain, generating a...
US20080201580 TRUSTWORTHY TIMESTAMPS AND CERTIFIABLE CLOCKS USING LOGS LINKED BY CRYPTOGRAPHIC HASHES  
A method and apparatus for creating and/or using trustworthy timestamps and certifiable clocks using logs linked by cryptographic hashes. In one embodiment, the method comprises maintaining a...
US20110302442 Method and System for Combining and/or Blending Multiple Content From Different Sources in a Broadband Gateway  
A method and system are provided in which a broadband gateway may receive different content from different sources, may combine the content to produce a combined content, and may communicate the...
US20140208146 Time Protocol Latency Correction Based On Forward Error Correction Status  
One embodiment provides a method for time protocol latency correction based on forward error correction (FEC) status. The method includes determining, by a network node element, if a forward error...
US20080244298 Clock synchronization scheme for deskewing operations in a data interface  
A technique includes providing transmitters that are each associated with a data bit line of a bus, and each transmitter is clocked by an associated transmit clock signal. The technique includes...
US20120254649 METHOD AND SYSTEM FOR PRECISE SYNCHRONIZATION OF AUDIO AND VIDEO STREAMS DURING A DISTRIBUTED COMMUNICATION SESSION WITH MULTIPLE PARTICIPANTS  
Described are the architecture of such a system, algorithms for time synchronization during a multiway conferencing session, methods to fight with network imperfections such as jitter to improve...
US20110258474 METHOD AND SYSTEM FOR PRECISE SYNCHRONIZATION OF AUDIO AND VIDEO STREAMS DURING A DISTRIBUTED COMMUNICATION SESSION WITH MULTIPLE PARTICIPANTS  
Described are the architecture of such a system, algorithms for time synchronization during a multiway conferencing session, methods to fight with network imperfections such as jitter to improve...
US20090259871 SYNCHRONIZING SIGNALS RELATED TO THE OPERATION OF A COMPUTER SYSTEM  
Some embodiments of the present invention provide a system that synchronizes signals related to the operation of a computer system. During operation, a set of correlation coefficients between a...
US20110276820 Cross Controller Clock Synchronization  
A system may include a plurality of subsystems, e.g. instrumentation units housed in separate chassis, each chassis including multiple instrumentation devices, e.g. data acquisition cards. Each...
US20060268992 Data and phase locking buffer design in a two-way handshake system  
A data and phase locking buffer design in a two-way handshake system is provided and may comprise sequentially locking pipelining of data in a synchronized pipeline and draining the synchronized...
US20100318822 ENERGY SAVING IN SYSTEMS-ON-CHIP  
A System-on-Chip may include initiators, targets exchanging information with the initiators, and a control module. The control module may be configured to selectively set to one of different...
US20110055765 Downloading and Synchronizing Media Metadata  
For a first device, some embodiments provide an application for displaying several media content stored on a second device communicably connected to the first device. The application includes a...
US20130159760 Synchronizing Compute Node Time Bases In A Parallel Computer  
Synchronizing time bases in a parallel computer that includes compute nodes organized for data communications in a tree network, where one compute node is designated as a root, and, for each...
US20130159758 SYNCHRONIZING COMPUTE NODE TIME BASES IN A PARALLEL COMPUTER  
Synchronizing time bases in a parallel computer that includes compute nodes organized for data communications in a tree network, where one compute node is designated as a root, and, for each...
US20120324270 SYNCHRONOUS NETWORK  
A network node of a synchronous network, wherein said network node comprises a timing circuit which recovers a reference clock from a reception signal received by said network node from an...
US20090063886 System for Providing a Cluster-Wide System Clock in a Multi-Tiered Full-Graph Interconnect Architecture  
A system for providing a cluster-wide system clock in a multi-tiered full graph (MTFG) interconnect architecture are provided. Heartbeat signals transmitted by each of the processor chips in the...
US20090222707 Semiconductor memory device having capability of stable initial operation  
A semiconductor memory device is capable of outputting a preset logic level through an EDC pin according to an operation mode during an initial operation, and providing a stable operation...
US20050055595 Software update method, apparatus and system  
A system for remotely updating software on at least one electronic device connected to a network. The electronic devices have a non-volatile rewritable storage unit divided into at least two...
US20100005333 MICROTCA CARRIER, CLOCK CARD AND METHOD FOR PROVIDING A CLOCK  
A MicroTCA system is disclosed that includes an MCH, a clock card connected with the MCH, and multiple AMCs. The clock card includes a clock selecting unit, configured to select and output a clock...
US20090100285 Internal Clock Signal Generating Circuits Including Frequency Division and Phase Control and Related Methods, Systems, and Devices  
An integrated circuit device may include a main clock signal input pad configured to receive a main clock signal having a main clock frequency, a high speed clock signal input pad configured to...
US20050071703 Fault-tolerant clock synchronisation  
A clock synchronization method is described for a system including N clocks, at least three and at most N−1 of which are master candidate clocks. A start message is broadcast from the fastest...
US20110154088 FALLING CLOCK EDGE JTAG BUS ROUTERS  
The disclosure describes a novel method and apparatus for allowing a controller to access a bus router using a communication occurring in response to one edge of a clock to select one or more...
US20060242444 Constraint-based conflict handling for synchronization  
The subject invention pertains to data synchronization across replicas. Disclosed are systems and methods of detecting and handling constraint-based conflicts that occur during a synchronization...
US20080148085 Memory Interface Configurable for Asynchronous and Synchronous Operation and for Accessing Storage from any Clock Domain  
An improved memory interface circuit is provided for accessing a storage array in one of two available modes, including a synchronous mode and an asynchronous mode. The improved memory interface...
US20130283084 METHOD AND APPARATUS FOR CLOCK FREQUENCY RATIO INDEPENDENT ERROR LOGGING  
A method and system for error logging that is independent of the clock frequency ratio in an I/O subsystem. In one embodiment of the invention, the I/O subsystem has an error logging mechanism...
US20080120457 Apparatuses for synchronous transfer of information  
Semiconductor devices provide for synchronous transfer of information through a data bus. Address, control and clock information is received, via a command bus and clock line, at a plurality of...
Matches 1 - 50 out of 407 1 2 3 4 5 6 7 8 9 >