|
Match
|
Document |
Document Title |
|
|
US20150193334 |
READ-AFTER-WRITE HAZARD PREDICTOR EMPLOYING CONFIDENCE AND SAMPLING
Dynamically predicting a Read-After-Write (RAW) hazard by employing a variable confidence score attributed to a RAW Resynchronization Predictor (RRP) for sampling the RRP at timing periods... |
|
|
US20110022809 |
CONSOLIDATED ELECTRONIC CONTROL UNIT AND RELAY PROGRAM IMPLEMENTED IN THE SAME
In a consolidated electronic control unit (ECU) integrally produced by a plurality of conventional ECUs, an inventive relay program is adapted to enable a CPU of the consolidated ECU to rewrite... |
|
|
US20090089518 |
SOLID STATE STORAGE RECLAMATION APPARATUS AND METHOD
A method and apparatus are disclosed for reclaiming solid state storage with limited write cycles such as flash memory. Through the use of shared storage for common data patterns, physical space... |
|
|
US20140201476 |
EVENT-BASED EXECUTION BUFFER MANAGEMENT
Techniques for reacting to events in a switch module. Embodiments provide a plurality of predefined load/store operations stored in a first memory buffer of the switch module. An execution buffer... |
|
|
US20100017571 |
CONTENT WRITE-IN DEVICE
It is possible to classify a continuous content into separate series to be written into a storage medium. A reception device receives a digital broadcast program and EIT and generates program... |
|
|
US20090307523 |
System Performance Through Invalidation of Speculative Memory Scrub Commands
A memory controller and a method for improved computer system performance invalidates (i.e., cancels or does not allow for execution of) speculative or unnecessary scrub write commands as part of... |
|
|
US20100312975 |
Mechanism for a Reader Page for a Ring Buffer
In one embodiment, a mechanism for a reader page for a ring buffer is disclosed. In one embodiment, a method for implementing a reader page for a ring buffer includes allocating, by a processing... |
|
|
US20140281176 |
ACCESSING METADATA WITH AN EXTERNAL HOST
Systems and processes may be used to retrieve metadata from a nonvolatile memory of a portable device and transmit the retrieved metadata to an external host. Metadata may be analyzed using the... |
|
|
US20140108749 |
STORAGE SYSTEM EFFECTIVELY MANAGING A CAPACITY FOR REMOTE COPY
In one of the storage control apparatuses in the remote copy system which performs asynchronous remote copy between the storage control apparatuses, virtual logical volumes complying with Thin... |
|
|
US20090287890 |
OPTIMIZING WRITE TRAFFIC TO A DISK
The write optimizer described in this disclosure optimizes write traffic to a disk. The write optimization technique writes small data sets to be written to a disk drive to a log file in write... |
|
|
US20150074358 |
HIGH PERFORMANCE SYSTEM PROVIDING SELECTIVE MERGING OF DATAFRAME SEGMENTS IN HARDWARE
A method of writing data to a range of logical blocks in a storage medium includes: receiving a command including a starting logical block address, a value indicating a range of logical block... |
|
|
US20140195717 |
Write Once Read Many Media Methods
A method for providing for write once read many (WORM) times from at least some addresses of a storage drive that is otherwise manufactured for multiple writes to individual addresses. In at least... |
|
|
US20140129785 |
Security Erase of a Delete File and of Sectors Not Currently Assigned to a File
Secure erase of files and unallocated sectors on storage media such that any previous data is non-recoverable. The database contains sets of data patterns used to overwrite the data on different... |
|
|
US20080195822 |
PILOT PLACEMENT FOR NON-VOLATILE MEMORY
A memory control module includes a format module that communicates with a memory array that includes B memory blocks each including P physical pages and Q logical pages. The format module selects... |
|
|
US20090287891 |
LIQUID CONTAINER
In a semiconductor storage device 10 included in a liquid container 20, on reception of an encoding request for encoding readout data, a write-read controller 140 changes over the position of a... |
|
|
US20090100235 |
STORAGE SYSTEM AND DATA ERASING METHOD
This storage system includes a server management unit for managing in a server a maximum overwrite count and an overwrite count for overwriting the overwrite data in a disk cache, a controller... |
|
|
US20090006767 |
USING EPHEMERAL STORES FOR FINE-GRAINED CONFLICT DETECTION IN A HARDWARE ACCELERATED STM
A method and apparatus for fine-grained filtering in a hardware accelerated software transactional memory system is herein described. A data object, which may have any arbitrary size, is... |
|
|
US20080109616 |
System and method for optimizing write operations in storage systems
Embodiments of the present invention provide a method, system, and computer program product for optimizing I/O operations performed by a storage server operating on behalf of multiple clients to... |
|
|
US20120324179 |
APPARATUS AND METHOD FOR BUFFERED WRITE COMMANDS IN A MEMORY
Memories, buffered write command circuits, and methods for executing memory commands in a memory. In some embodiments, read commands that are received after write commands are executed internally... |
|
|
US20080215829 |
OPTICAL DISC RECORDER AND BUFFER MANAGEMENT METHOD THEREOF
A buffer management method is provided. A host issues a read command requesting access for a read data block and a write command requesting recording of a write data block. A write buffer is... |
|
|
US20060020761 |
Partial packet read/write and data filtering in a multi-queue first-in first-out memory system
A multi-queue memory system is configured to operate in a packet mode. Each packet includes a SOP (start of packet) marker and an EOP (end of packet) marker. A packet status bit (PSB), is used to... |
|
|
US20090240901 |
INFORMATION PROCESSING APPARATUS, STORAGE CONTROL DEVICE AND CONTROL METHOD
A computer, which includes multiple memory modules each of which is provided with an SPD for storing setting information about the memory, a setting information acquisition section of an SPD... |
|
|
US20140006731 |
FILTER APPLIANCE FOR OBJECT-BASED STORAGE SYSTEM
A framework for performing transformations of logical storage volumes in software is provided. This framework interposes on various operations that can be performed on a logical storage volume,... |
|
|
US20100005253 |
MEMORY CONTROLLER, PCB, COMPUTER SYSTEM AND MEMORY ADJUSTING METHOD
A memory controller, a PCB and a computer system employing the memory controller, and a memory adjusting method using the memory controller. The memory controller interfaces data reading from and... |
|
|
US20100070703 |
SOFTWARE TECHNIQUE FOR IMPROVING DISK WRITE PERFORMANCE ON RAID SYSTEM WHERE WRITE SIZES ARE NOT AN INTEGRAL MULTIPLE OF NUMBER OF DATA DISKS
A method, apparatus, and system of a software technique for improving disk write performance on raid system where write sizes are not an integral multiple of number of data disks are disclosed. In... |
|
|
US20080162835 |
Memory access without internal microprocessor intervention
A method and system for accessing a computer system memory without processor intervention is disclosed. In one embodiment, the method includes initiating a predetermined communication protocol... |
|
|
US20080320253 |
Memory device with circuitry for writing data of an atomic transaction
A memory device with circuitry for writing data of an atomic transaction is disclosed. In one embodiment, data of an atomic transaction is written to a first memory in a memory device. A... |
|
|
US20090193205 |
DATA NETWORK AND A METHOD OF REGENERATION OF THE RECORDING STATE OF DIGITAL DATA IN A DATA NETWORK
A method of regeneration of a recording state of digital data stored in a node of a data network, the method including the steps of classifying files stored in the node, periodically writing a... |
|
|
US20090106512 |
HISTOGRAM GENERATION WITH MIXED BINNING MEMORY
Memory is divided up during the gathering of histogram data so that a portion of the memory is configured for storing the high counts expected at the minimum and maximum codes/addresses, and at... |
|
|
US20090222596 |
APPARATUS, SYSTEM, AND METHOD FOR COORDINATING STORAGE REQUESTS IN A MULTI-PROCESSOR/MULTI-THREAD ENVIRONMENT
An apparatus, system, and method are disclosed for coordinating storage requests in a multi-processor/multi-thread environment. A append/invalidate module generates a first append data storage... |
|
|
US20090132772 |
System and method for performing data reading and writing on physical storage device
A system and a method for performing data reading and writing on a physical storage device. A plurality of controllers under a common storage environment is used to realize data read and write... |
|
|
US20100058005 |
CONTROL UNIT FOR STORAGE APPARATUS AND METHOD FOR CONTROLLING STORAGE APPARATUS
Each CM retains a function management table in which entry information indicating which function is operating in which CM for what period is registered. Every time a command is executed in a... |
|
|
US20110252191 |
METHOD OF DYNAMICALLY SWITCHING PARTITIONS, MEMORY CARD CONTROLLER AND MEMORY CARD STORAGE SYSTEM
A method of dynamically switching partitions for a memory card having a plurality of physical blocks is provided. The method includes configuring logical blocks for mapping to at least a portion... |
|
|
US20110296120 |
VIRTUAL BUFFER INTERFACE METHODS AND APPARATUSES FOR USE IN WIRELESS DEVICES
Techniques are provided which may be implemented in various methods and/or apparatuses that to provide a virtual buffer interface capability between a plurality of processes/engines and a memory pool. |
|
|
US20090276587 |
SELECTIVELY PERFORMING A SINGLE CYCLE WRITE OPERATION WITH ECC IN A DATA PROCESSING SYSTEM
A circuit includes a memory having error correction, circuitry which initiates a write operation to memory. When error correction is enabled and the write operation to the memory has the width of... |
|
|
US20090063792 |
Memory control circuit, semiconductor integrated circuit, and verification method of nonvolatile memory
A memory control circuit includes a conversion circuit performing a conversion processing for parallel readout bit data formed from individual bits read out from memory cells of a nonvolatile... |
|
|
US20080195894 |
Memory array error correction apparatus, systems, and methods
Various embodiments include apparatus, methods, and systems that operate to extend the processes of reading, modifying, and writing data stored in or being provided to a memory array without... |
|
|
US20100250874 |
APPARATUS AND METHOD FOR BUFFERED WRITE COMMANDS IN A MEMORY
Memories, buffered write command circuits, and methods for executing memory commands in a memory. In some embodiments, read commands that are received after write commands are executed internally... |
|
|
US20080183984 |
Memory system with read-modify-write
An integrated circuit includes an array of memory cells, addressing circuitry, and timing and control logic. The array of memory cells is configured to store data bits. The addressing circuitry is... |
|
|
US20090177850 |
APPARATUS, SYSTEM, AND METHOD FOR A READ-BEFORE-WRITE STORAGE CONTROLLER INSTRUCTION
An apparatus, system, and method are disclosed for a read-before-write storage controller instruction. A sequencer receives an atomic read-before-write instruction comprising new data, a target... |
|
|
US20110208995 |
READ-MODIFY-WRITE PROTOCOL FOR MAINTAINING PARITY COHERENCY IN A WRITE-BACK DISTRIBUTED REDUNDANCY DATA STORAGE SYSTEM
Data storage reliability is maintained in a write-back distributed data storage system including multiple nodes, each node comprising a processor and an array of failure independent data storage... |
|
|
US20090172364 |
DEVICE, SYSTEM, AND METHOD FOR GATHERING ELEMENTS FROM MEMORY
A system and method for assigning values to elements in a first register, where each data field in a first register corresponds to a data element to be written into a second register, and where... |
|
|
US20080172534 |
MEMORY CONTROLLER AND METHOD OF CONTROLLING A MEMORY
A memory controller includes a control circuit configured to provide a control signal, an output interface unit, and a command storage unit coupled to the control circuit and the output interface.... |
|
|
US20100250802 |
Data processing apparatus and method for performing hazard detection
A data processing apparatus and method are provided for performing hazard detection in respect of a series of access requests issued by processing circuitry for handling by one or more slave... |
|
|
US20130262795 |
INFORMATION STORAGE DEVICE AND METHOD
An information storage device includes a storage unit to which a storage region is assigned, a first management information storage unit that stores address information indicating an address range... |
|
|
US20060036817 |
Method and system for supporting memory unaligned writes in a memory controller
Provided are a method and system for handling unaligned writes in a memory controller. A first write request to a memory device in a queue is processed. The first write request is sent to a read... |
|
|
US20090300297 |
Data processing apparatus, memory controller, and access control method of memory controller
A data processing apparatus includes a memory which receives and outputs data with a predetermined data width, an operation circuit which outputs a read command or a write command to access the... |
|
|
US20090216966 |
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR STORING EXTERNAL DEVICE RESULT DATA
A method, system, and computer program product for storing result data from an external device. The method includes receiving the result data from the external device, the receiving at a system.... |
|
|
US20130054905 |
CONCURRENT MEMORY OPERATIONS
Subject matter disclosed herein relates to performing concurrent memory operations. |
|
|
US20120265953 |
MEMORY MANAGEMENT DEVICE, MEMORY MANAGEMENT METHOD, AND CONTROL PROGRAM
When a page on a random access memory (RAM) having a value matching a page on a read only memory (ROM) is detected, a memory management section of a memory manager updates a conversion table so... |