Match Document Document Title
US20140201428 CONSISTENT, DISK-BACKED ARRAYS  
Disk-backed array techniques can, in some implementations, help ensure that the arrays contain consistent data. An alert can be provided if it is determined that the data in the array is, or may...
US20130262742 METHOD AND APPARATUS FOR MANAGING BUFFER CACHE TO PERFORM PAGE REPLACEMENT BY USING REFERENCE TIME INFORMATION REGARDING TIME AT WHICH PAGE IS REFERRED TO  
A method and apparatus manages a buffer cache. An extended buffer is used to perform a page replacement algorithm using reference time information regarding a time at which a page is referred....
US20120246400 METHOD AND APPARATUS FOR PACKET SWITICHING  
A method for performing packet lookups is provided. Packets (which each have a body and a header) are received and parsed to parsing headers. A hash function is applied to each header, and each...
US20150127897 MANAGING OPEN TABS OF AN APPLICATION  
Systems and methods for managing open tabs of an application are provided. In some aspects, a page is presented in a first tab from among multiple tabs open in an application at a computing...
US20110302343 SYSTEMS AND METHODS FOR PROVIDING INSTANT-ON FUNCTIONALITY ON AN EMBEDDED CONTROLLER  
Systems and methods for providing instant-on functionality on an embedded controller are disclosed. A method of providing instant-on functionality on a controller comprises an initial state, an...
US20100030953 HIGH-SPEED SOLID STATE STORAGE SYSTEM HAVING A NON-VOLATILE RAM FOR RAPIDLY STORING ADDRESS MAPPING INFORMATION  
A solid state storage system incorporating a non-volatile randome access memory (NVRAM) that exhibits a reduced storage time is presented. The solid state storage system includes a memory area, a...
US20110066795 STREAM CONTEXT CACHE SYSTEM  
The present invention is directed to a stream context cache system, which primarily includes a cache and a mapping table. The cache stores plural stream contexts, and the mapping table stores...
US20130262756 SNAPSHOT CONTENT METADATA FOR APPLICATION CONSISTENT BACKUPS  
At least one of configuration information of a storage volume stored on a storage system and characteristics of a snapshot, including characteristics of one or more files stored in the snapshot,...
US20140201434 Managing Volatile File Copies  
Persistent files are copied from persistent memory to volatile memory to yield volatile files. At least some requests to open for writing or to close to writing persistent files are redirected to...
US20110072326 SRAM MACRO TEST FLOP  
A SRAM (Static Random Access Memory) macro test flop circuit includes a flip-flop circuit, a scan control circuit, and an output buffer circuit. The flip-flop circuit includes a master latch...
US20110030030 UNIVERSAL SERIAL BUS - HARDWARE FIREWALL (USB-HF) ADAPTOR  
A system and method in accordance with the present invention provides a protected area for software to execute on a separate hardware firewall adaptor when a storage device is operating in an...
US20100306457 Microcontroller with CAN Module  
A microcontroller has a random access memory, and a Controller Area Network (CAN) controller with a control unit receiving an assembled CAN message. The control unit generates a buffer descriptor...
US20140215120 SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR GENERATING CHRONOLOGICALLY ORDERED GLOBALLY UNIQUE IDENTIFIERS  
A computer-based system, method and computer program product for generating chronologically based globally unique identifiers.
US20100070694 COMPUTER SYSTEM HAVING RAM SLOTS WITH DIFFERENT SPECIFICATIONS  
A computer system is able to adopt a RAM module belonged to a first specification with a RAM slot belonged to a second specification. The computer system comprises: a RAM module belonged to the...
US20130326131 Method for Security Context Switching and Management in a High Performance Security Accelerator System  
A security context management system within a security accelerator that can operate with high latency memories and can provide line-rate processing on several security protocols. The method...
US20110040933 Secure Zero-Touch Provisioning of Remote Management Controller  
Embodiments enable secure zero-touch remote provisioning/management of a computer system. A computer system is shipped to end customers with its remote management controller enabled but not...
US20130282969 IMPLEMENTING STORAGE ADAPTER PERFORMANCE OPTIMIZATION WITH HARDWARE OPERATIONS COMPLETION COALESCENCE  
A method and controller for implementing storage adapter performance optimization with chained hardware operations completion coalescence, and a design structure on which the subject controller...
US20100313061 METHOD AND SYSTEM FOR RELIABLE EXCEPTION HANDLING IN A COMPUTER SYSTEM  
A method provides exception handling for a computer system. As an error in the computer system's hardware is detected, an exception vector pertaining to the hardware error is determined, and...
US20120239870 FIFO APPARATUS FOR THE BOUNDARY OF CLOCK TREES AND METHOD THEREOF  
A FIFO apparatus uses a first clock signal in a first clock domain to receive an input signal and uses a second clock signal in a second clock domain to output an output signal. An example...
US20140047173 APPLICATION PRE-LAUNCH TO REDUCE USER INTERFACE LATENCY  
A device stores a plurality of applications and a list of associations for those applications. The applications are preferably stored within a secondary memory of the device, and once launched...
US20110107019 APP (A PRIORI PROBABILITY) STORAGE DESIGN FOR LTE TURBO DECODER WITH QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER  
Systems and methodologies are described that facilitate ensuring contention and/or collision free memory within a turbo decoder. A Posteriori Probability (APP) Random Access Memory (RAM) can be...
US20090215530 VIRTUAL EPROM SIMULATOR APPARATUS  
It will be appreciated by persons skilled in the art that numerous variations and/or modifications may be made to the invention as shown in the specific embodiments without departing from the...
US20110161542 EMULATION OF AN INPUT/OUTPUT ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER  
Embodiments of systems, apparatuses, and methods for emulating an input/output Advanced Programmable Interrupt Controller are disclosed. In one embodiment, an apparatus includes a first interrupt...
US20110093439 De-duplication Storage System with Multiple Indices for Efficient File Storage  
A de-duplication storage system which uses multiple indices is described. A first group of one or more indices may be stored in random access memory (RAM) or another type of fast storage. A second...
US20080235754 Methods and apparatus for enforcing launch policies in processing systems  
A processing system has a processing unit, nonvolatile storage, and secure nonvolatile memory with inherent access control. The nonvolatile storage includes an authenticated code (AC) module, a...
US20100042901 SUPPORTING VARIABLE SECTOR SIZES IN FLASH STORAGE DEVICES  
A flash storage device comprises a plurality of data blocks, each data block comprising a plurality of data segments, a system memory, and a controller. The controller is configured to cache in...
US20110283049 SYSTEM AND METHOD FOR MANAGING GARBAGE COLLECTION IN SOLID-STATE MEMORY  
Embodiments of the invention are directed to optimizing the selection of memory blocks for garbage collection to maximize the amount of memory freed by garbage collection operations. The systems...
US20140059282 HYBRID NANOTUBE/CMOS DYNAMICALLY RECONFIGURABLE ARCHITECTURE AND SYSTEM THEREFORE  
A hybrid nanotube, high-performance, dynamically reconfigurable architecture, NATURE, is provided, and a design optimization flow method and system, NanoMap. A run-time reconfigurable architecture...
US20150242201 METHOD FOR UPDATING FIRMWARE AND ELECTRONIC DEVICE THEREOF  
An apparatus and a method for updating firmware of an internal device in an electronic device are provided. The method includes executing a control command for a firmware update of the internal...
US20090300277 DEVICES AND METHODS FOR OPERATING A SOLID STATE DRIVE  
The present disclosure includes methods and devices for operating a solid state drive. One method embodiment includes receiving an indication of a desired number of write input/output operations...
US20100057982 Hypervisor security using SMM  
Methods, systems, apparatuses and program products are disclosed for protecting computers and similar equipment from undesirable occurrences, especially attacks by malware. Invariant information,...
US20110122889 JUST-IN-TIME FORWARDING INFORMATION BASE  
A device may include a line card and a control module. The line card may include a memory that stores a local routing table. The line card may request a routing entry from a routing table, receive...
US20100281477 VM HOST RESPONDING TO INITIATION OF A PAGE SWAP BY TRANSFERRING PAGES FROM HOST-BUT-NON-GUEST-ADDRESSABLE RAM TO HOST-AND-GUEST-ADDRESSABLE RAM  
A virtual-machine host responds to a guest operating system's initiation of a page swap by transferring a page from host-but-non-guest-addressable RAM to host-and-guest addressable RAM.
US20100083038 METHOD AND SYSTEMS FOR RESTARTING A FLIGHT CONTROL SYSTEM  
A method for rapid restarting of a flight control system, wherein the flight control system comprises a processor, is provided. The method includes storing at least one executable program on a...
US20110161627 MECHANISMS TO AVOID INEFFICIENT CORE HOPPING AND PROVIDE HARDWARE ASSISTED LOW-POWER STATE SELECTION  
An apparatus and method is described herein for avoiding inefficient core hopping and providing hardware assisted power state selection. Future idle-activity of cores is predicted. If the...
US20090307416 SSD WITH A CONTROLLER ACCELERATOR  
In one embodiment, a data storage system includes a solid state data storage device and a memory controller in signal communication with the solid state data storage device. The memory controller...
US20080229006 High Bandwidth Low-Latency Semaphore Mapped Protocol (SMP) For Multi-Core Systems On Chips  
A system and method for dynamically managing movement of semaphore data within the system. The system includes, but is no limited to, a plurality of functional units communicating over the...
US20110099327 SYSTEM AND METHOD FOR LAUNCHING AN APPLICATION PROGRAMMING UTILIZING A HYBRID VERSION OF DEMAND PAGING  
A system and method for launching a computer application program stored in a nonvolatile medium, wherein by reusing a page load scheme from a standard demand page based launch. The system and...
US20100057984 MEMORY HIERARCHY CONTAINING ONLY NON-VOLATILE CACHE  
A storage system that includes non-volatile main memory; non-volatile read cache; non-volatile write cache; and a data path operably coupled between the non-volatile write cache and the...
US20140237173 AGGREGATION OF WRITE TRAFFIC TO A DATA STORE  
A method and a processing device are provided for sequentially aggregating data to a write log included in a volume of a random-access medium. When data of a received write request is determined...
US20100095056 RAM Control Device and Memory Device Using The Same  
In a RAM control device, an arbiter circuit (1) is means for generating BUSY1 and BUSY2 of exclusive logic in accordance with CLK1 and CLK2 so as to give a right to access RAM3 to a host which has...
US20110161575 MICROCODE REFACTORING AND CACHING  
Methods and apparatus relating to microcode refactoring and/or caching are described. In some embodiments, an off-chip structure that stores microcode is shared by multiple processor cores. Other...
US20090006728 VIRTUAL MACHINE STATE SNAPSHOTS  
Saving state of Random Access Memory (RAM) in use by guest operating system software is accomplished using state saving software that starts a plurality of compression threads for compressing RAM...
US20090055580 MULTI-LEVEL DRAM CONTROLLER TO MANAGE ACCESS TO DRAM  
Providing for multi-tiered RAM control is provided herein. As an example, a RAM access management system can include multiple input controllers each having a request buffer and request scheduler....
US20140379967 CLOCK SIGNAL GENERATOR FOR A DIGITAL CIRCUIT  
A computer has a mother board upon which is mounted, a millimetre wave oscillator and a central processing unit (CPU). The millimetre wave oscillator is operable to generate a clock signal and...
US20090204840 BROWSING TERMINAL, CHARGING TERMINAL, AND COMMUNICATION SYSTEM AS WELL AS TRANSMITTING/RECEIVING SYSTEM USING THE SAME  
To provide a browsing terminal and the like with high security, which can effectively prevent contents data stored in a terminal from being stolen unlawfully by a third party even if the terminal...
US20130138876 COMPUTER SYSTEM WITH MEMORY AGING FOR HIGH PERFORMANCE  
A memory manager in a computer system that ages memory for high performance. The efficiency of operation of the computer system can be improved by dynamically setting an aging schedule based on a...
US20100306454 ELECTRONIC DEVICES AND OPERATION METHODS OF A FILE SYSTEM  
An operation method of file system includes retrieving the first header of the first file, adding the auxiliary data to the first header to generate the second header, writing the dummy data into...
US20120158774 Computing Intersection of Sets of Numbers  
The present invention relates to a computer program product, method and system for computing set intersection of a first and a second unordered set of discrete members that stem from a known input...
US20140244920 SCHEME TO ESCALATE REQUESTS WITH ADDRESS CONFLICTS  
Techniques for escalating a real time agent's request that has an address conflict with a best effort agent's request. A best effort request can be allocated in a memory controller cache but can...