Matches 1 - 35 out of 35


Match Document Document Title
US20090262876 PHASE COMPARATOR AND REGULATION CIRCUIT  
A phase comparison process in a timing recovery process for high-speed data communication defines a data window and compares the phase of a clock in the window with the phase of an edge of data so...
US20080172195 SEMICONDUCTOR DEVICE, AND TEST CIRCUIT AND TEST METHOD FOR TESTING SEMICONDUCTOR DEVICE  
A semiconductor device includes a CDR (Clock Data Recovery) circuit and a frequency tracking control circuit. The CDR (Clock Data Recovery) circuit executes a clock data recovery on a serial data...
US20090028281 SERIAL TRANSCEIVER AND COMMUNICATION METHOD USED BY THE SERIAL TRANSCEIVER  
A high speed transceiver without using an external clock signal and a communication method used by the high speed transceiver which applies a clock recovery circuit including a coarse code...
US20090290672 Circuits and Methods for Clock and Data Recovery  
A clock-data recovery circuit includes a phase rotator, a phase detector and a charge pump. The phase rotator receives first and second reference clocks and differential control signals. The phase...
US20150200765 PHASE INTERPOLATOR CALIBRATION  
System, method and computer program product for setting phase control codes to (in-phase) I and (quadrature) Q rotators to a first code pair, different by enough to produce a phase difference...
US20080129352 LINEAR PHASE FREQUENCY DETECTOR AND CHARGE PUMP FOR PHASE-LOCKED LOOP  
Techniques for achieving linear operation for a phase frequency detector and a charge pump in a phase-locked loop (PLL) are described. The phase frequency detector receives a reference signal and...
US20100091927 Clock and Data Recovery (CDR) Using Phase Interpolation  
In one embodiment, a circuit includes a voltage-controlled oscillator (VCO) configured to generate k first clock signals that each have a first phase based on a charge-pump control voltage signal;...
US20090041173 DATA CLOCK RECOVERY SYSTEM USING DIGITAL ARRIVAL-TIME DETECTOR  
This patent disclosure presents circuits, systems and methods to extract the clock signal from a data stream. This new invention is far better than the current technologies in the range of...
US20150055552 CONFIGURABLE RF CARRIER PHASE NOISE SHAPING  
A method and system is includes configurable carrier phase noise shaping. A fractional phase locked loop (PLL) uses a bank of delta-sigma modulators (DSM) to generate fractional ratios of the...
US20070286321 Linear sample and hold phase detector for clocking circuits  
Linear sample and hold phase detectors are disclosed herein. An example phase detector is coupled to an input data signal and a recovered clock signal and includes a linear phase difference...
US20070189429 Low Power Charge Pump  
A charge pump is configured to control current flow at an output node in response to input signals. A plurality of control signals are generated based upon the input signals. The control signals...
US20150207618 TIMING SIGNAL GENERATION CIRCUIT  
A timing signal generation circuit includes: a phase comparison circuit to detect a phase difference between an input signal and a recovery clock; a control voltage signal generation unit to...
US20070047686 Clock and data recovery circuit  
Disclosed is a clock and data recover circuit including N flip-flops (F/Fs) for sampling an input data signal using N-phase clocks, a phase comparison circuit for performing phase comparison based...
US20150030114 Frequency locking system  
A frequency locking system for locking a clock frequency in a CDR circuit without crystal oscillator is provided. Reference data information is inputted into a first low-pass filter; the first...
US20070153949 PLL apparatus with power saving mode and method for implementing the same  
The invention relates to a PLL apparatus with power saving mode and a method for implementing the same, comprising: a phase detector, a control unit, a charge pump, a loop filter, and a voltage...
US20150236845 HALF-RATE CLOCK AND DATA RECOVERY CIRCUIT  
A half-rate clock and data recovery (CDR) circuit includes a first and a second gated voltage-controlled oscillators (GVCOs) and a first and a second frequency detectors. The first frequency...
US20070133729 Spread ratio fixing circuit and method for generating spread spectrum clock  
An apparatus for generating a spread spectrum clock with constant spread ratio includes a resistance-capacitance oscillator which is used for generating a first clock signal. In addition, the...
US20130108001 CLOCK AND DATA RECOVERY (CDR) ARCHITECTURE AND PHASE DETECTOR THEREOF  
A clock and data recovery (CDR) architecture which includes a frequency detector, a phase detector, a phase charge pump circuit, a frequency charge pump circuit and a voltage controlled oscillator...
US20120106689 CLOCK AND DATA RECOVERY CIRCUIT  
A clock and data recovery circuit is disclosed. The clock and data recovery circuit in accordance with an embodiment of the present invention uses a hybrid phase detector that is constituted by...
US20140037036 CLOCK AND DATA RECOVERY CIRCUITS  
A circuit may include a phase difference selector, a clock signal generator, a reference clock phase detector, and a data signal phase detector. The phase difference selector may be configured to...
US20100232558 CDR circuit  
A recovered clock (123) is generated by making the phase of a reference clock (122) having the same frequency as the data rate frequency of input data (120) match the phase of the input data...
US20170187364 DIGITAL DUTY CYCLE CORRECTION FOR FREQUENCY MULTIPLIER  
An apparatus includes a phase detector coupled to an output of a frequency multiplier. A digital loop filter is coupled to the phase detector, and a duty cycle correction circuit is coupled to the...
US20160359615 CALIBRATION AND/OR ADJUSTING GAIN ASSOCIATED WITH VOLTAGE-CONTROLLED OSCILLATOR  
Apparatus and methods for adjusting a gain of an electronic oscillator, such as a voltage-controlled oscillator (VCO), are disclosed. In one aspect, an apparatus for compensating for VCO gain...
US20160359611 INTEGRATED CIRCUIT INCORPORATING A LOW POWER DATA RETIMING CIRCUIT  
A low power data retiming circuit incorporates CMOS components in certain sections that operate at a lower frequency in comparison to certain other sections that use components based on bipolar...
US20160182216 PHASE INTERPOLATOR CALIBRATION  
System, method and computer program product for setting phase control codes to (in-phase) I and (quadrature) Q rotators to a first code pair, different by enough to produce a phase difference...
US20160105188 SEMICONDUCTOR DEVICE  
A semiconductor device including a PLL providing candidate clocks of different phases in response to a first clock received from a reader via an antenna, a phase difference detector detecting a...
US20160028537 PHASE DETECTOR AND RETIMER FOR CLOCK AND DATA RECOVERY CIRCUITS  
A phase detector and retimer circuit that includes a retimer circuit, a phase shift circuit coupled to the retimer circuit, and an error signal generation circuit coupled to the retimer circuit...
US20150358147 NON-RETURN-TO-ZERO (NRZ) DATA LOCK DETECTION SYSTEM AND METHOD  
A data lock detection system may include a receiver configured to receive a data signal, a phase detector configured to output a phase detection output signal representative of the data signal...
US20150349785 FAST ACQUISITION FREQUENCY DETECTOR  
A phase-frequency detector (PFD) circuit that includes a binary phase detector and a ternary phase detector coupled to the binary phase detector. The binary phase detector is configured to, based...
US20150043698 CLOCK DATA RECOVERY CIRCUIT  
Systems and methods for stabilizing clock data recovery (CDR) by filtering the abrupt phase shift associated with data pattern transition in the input signal. The CDR circuit includes a data...
US20140177770 SYSTEMS AND METHODS FOR CONTROLLING FREQUENCY SYNTHESIS  
Disclosed are systems and method for controlling frequency synthesizers. A control system can be implemented in a phase-locked loop (PLL), such as a Frac-N PLL of a frequency synthesizer, to...
US20140112425 CONTROL METHOD FOR SELECTING FREQUENCY BAND AND RELATED CLOCK DATA RECOVERY DEVICE  
A control method utilized in a clock data recovery device supporting a plurality of frequency bands, for controlling the clock data recovery device to select an operating frequency band from the...
US20140064423 CLOCK AND DATA RECOVERY CIRCUIT SELECTIVELY CONFIGURED TO OPERATE IN ONE OF A PLURALITY OF STAGES AND RELATED METHOD THEREOF  
An exemplary clock and data recovery circuit includes a serial data input node arranged for receiving a serial data; a reference clock input node arranged for receiving a reference clock; a...
US20120257701 System and Method for Reducing Lock Acquisition Time of a Phase-Locked Loop  
In accordance with an embodiment of the present disclosure a phase-locked loop comprises a voltage controlled oscillator (VCO) configured to generate an output signal based on an input reference...
US20110188621 CLOCK AND DATA RECOVERY CIRCUITRY WITH AUTO-SPEED NEGOTIATION AND OTHER POSSIBLE FEATURES  
An integrated circuit (“IC”) may include clock and data recovery (“CDR”) circuitry for recovering data information from an input serial data signal. The CDR circuitry may include a reference clock...

Matches 1 - 35 out of 35