|
Match
|
Document |
Document Title |
|
|
US20130170312 |
CAPACITOR POWER SOURCE TAMPER PROTECTION AND RELIABILITY TEST
A verification circuit for a capacitor power supply measures at least two voltages across the terminals of the capacitor at two points in time, the two points in time defining a time interval dT.... |
|
|
US20140133257 |
BACK-UP POWER MANAGEMENT FOR EFFICIENT BATTERY USAGE
Battery backup devices and methods of performing a backup operation using the same are provided. A battery backup device can include a partial battery power controller configured to shut off power... |
|
|
US20150016206 |
APPARATUS AND METHOD TO MEASURE ENERGY CAPACITY OF A BACKUP POWER SUPPLY WITHOUT COMPROMISING POWER DELIVERY
A device includes a backup power supply configured to provide power to an external system upon loss of primary system power. The backup power provided by at least one capacitor. While the... |
|
|
US20120224445 |
Apparatus and method to measure energy capacity of a backup power supply without compromising power delivery
A device includes a backup power supply configured to provide power to an external system upon loss of primary system power. The backup power provided by at least one capacitor. While the... |
|
|
US20100146333 |
Auxiliary power supply and user device including the same
A user device is provided. The device includes a main power supply, and an auxiliary power supply. The main power supply provides a main power. The auxiliary power supply cuts off the main power... |
|
|
US20090040859 |
Backup for Volatile State Retention in the Absence of Primary Circuit Power
A backup volatile state retention circuit is provided with low leakage current for employment with a volatile memory circuit to store the value of the latter during power down of the volatile... |
|
|
US20140104946 |
ON-CHIP HV AND LV CAPACITORS ACTING AS THE SECOND BACK-UP SUPPLIES FOR NVSRAM AUTO-STORE OPERATION
Two on-chip capacitors including one HV capacitor VPPcap and one LV VCC capacitor VCCcap are built over a NVSRAM memory chip as a back-up second power supplies for each NVSRAM cell, regardless of... |
|
|
US20060221751 |
Memory power supply backup system
A memory power supply backup system aims to activate and switch a power supply backup system, to provide electric power to a memory, temporarily storing data when the power supply is interrupted... |
|
|
US20090140798 |
SEMICONDUCTOR DEVICE INCLUDING REFERENCE VOLTAGE GENERATION CIRCUIT ATTAINING REDUCED CURRENT CONSUMPTION DURING STAND-BY
During operation, a control signal attains H level, a conventional type first reference voltage generation circuit is activated, and the first reference voltage generation circuit generates a... |
|
|
US20120224446 |
Capacitor Charge Balance System
“A circuit includes a series arrangement of capacitor stages, each stage including a single capacitor or a plurality of capacitors in parallel, the series arrangement configured such that each... |
|
|
US20060120199 |
Electronic circuit
An electronic circuit comprises a volatile memory unit and a non-volatile memory unit which stores a repair information related to the volatile memory unit. The non-volatile and volatile memory... |
|
|
US20100008175 |
BATTERY-LESS CACHE MEMORY MODULE WITH INTEGRATED BACKUP
A memory module is provided comprising a substrate having an interface to a host system, volatile memory, non-volatile memory, and a logic device. The logic device may receive the indicator of an... |
|
|
US20080101147 |
Clock and Power Fault Detection for Memory Modules
A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a... |
|
|
US20080273402 |
APPARATUS FOR IMPLEMENTING DOMINO SRAM LEAKAGE CURRENT REDUCTION
A method and apparatus implementing domino static random access memory (SRAM) leakage current reduction include a local evaluation circuit coupled to true and complement bit lines of a pair of... |
|
|
US20060268625 |
Semiconductor integrated circuit and microcomputer
A technique for preventing circuit elements from being deteriorated or broken due to power-off is provided. A semiconductor memory is provided which includes a memory portion obtained by arranging... |
|
|
US20100142307 |
TEMPERATURE PROTECTION FOR POWER CAPACITOR
An apparatus includes a capacitor and logic to adjust an operating temperature of the capacitor according to a charge on the capacitor, and/or to adjust a charge of the capacitor according to the... |
|
|
US20050195675 |
Semiconductor device having one-chip microcomputer and over-voltage application testing method
A booster circuit is incorporated in a one-chip microcomputer. In a test mode, a burn-in test is performed by switching power supply systems so that a power supply voltage of 5V is supplied to a... |
|
|
US20110044118 |
Semiconductor Device having variable parameter selection based on temperature and test method
A semiconductor device that may include temperature sensing circuits is disclosed. The temperature sensing circuits may be used to control various parameters, such as internal regulated supply... |
|
|
US20100329065 |
SYSTEMS, METHODS AND DEVICES FOR POWER CONTROL IN MASS STORAGE DEVICES
Power-backup capabilities are provided by implementing a variety of different methods, systems and devices. According to one such implementation, an energy storage circuit is powered using a... |
|
|
US20150138906 |
SYSTEMS AND METHODS FOR NON-VOLATILE MEMORY
A self powered memory system is disclosed. The system includes a volatile supply component, a battery component, a switch component, and a volatile memory component. The volatile supply component... |
|
|
US20100265785 |
Protection Circuit and Power Supply System for Flash Memory
A protection circuit, applied to a flash memory including a power supply pin, includes a capacitor and a switch. A power supply provides a reference voltage. The capacitor is electrically... |
|
|
US20080151676 |
Semiconductor integrated circuit
A semiconductor integrated circuit in which a semiconductor chip 4 having a semiconductor memory and a mother chip 2 having logic circuit are mounted in a single package, wherein the leak current... |
|
|
US20110116321 |
SEMICONDUCTOR DEVICE FOR PREVENTING ERRONEOUS WRITE TO MEMORY CELL IN SWITCHING OPERATIONAL MODE BETWEEN NORMAL MODE AND STANDBY MODE
When an operational mode is shifted to a standby mode, a first transistor is brought into a conduction state by a control signal, and a word line is thereby clamped to a ground voltage. Further, a... |
|
|
US20080259699 |
Memory Control With Selective Retention
The present invention relates to a memory circuit and a method of controlling data retention in the memory circuit, wherein a supply signal is selectively switched to a respective one of at least... |
|
|
US20080239859 |
ACCESS DEVICE
P-type multi gate field effect transistor access devices are adapted to be coupled to a memory cell to provide access to the memory cell. A method is described that uses a power switch to switch... |
|
|
US20100226194 |
POWER-FAILURE PROTECTION CIRCUIT FOR NON-VOLATILE SEMICONDUCTOR STORAGE DEVICES AND METHOD FOR PREVENTING UNEXPECTED POWER-FAILURE USING THE SAME
A power failure protection circuit (10) for a non-volatile semiconductor storage device includes at least an energy storage unit (C1) that serves as a backup power supply for providing backup... |
|
|
US20080031073 |
Memory Module and Method for Operating the Same
A memory module includes module-internal command/address bus lines that are terminated on the memory module by terminating resistors and a terminating voltage. The memory module also includes... |
|
|
US20120147688 |
INTEGRATED CIRCUITS, SYSTEMS, AND METHODS FOR REDUCING LEAKAGE CURRENTS IN A RETENTION MODE
An integrated circuit includes at least one memory array for storing data. A first switch is coupled with the memory array. A first power line is coupled with the first switch. The first power... |
|
|
US20130142001 |
BATTERY-LESS CACHE MEMORY MODULE WITH INTEGRATED BACKUP
A memory module is provided comprising a substrate having an interface to a host system, volatile memory, non-volatile memory, and a logic device. The logic device may receive the indicator of an... |
|
|
US20110058440 |
APPARATUS, SYSTEM, AND METHOD FOR POWER REDUCTION MANAGEMENT IN A STORAGE DEVICE
An apparatus, system, and method are disclosed for power loss management in a nonvolatile data storage device. A monitor module initiates a power loss mode in the nonvolatile data storage device... |
|
|
US20100284235 |
Method and Control Unit for Operating a Volatile Memory, Circuit Arrangement, and Trip Recorder
A method for operating a volatile memory supplied with a supply signal arranged either as a first supply signal of a first supply signal source or a second supply signal of a second supply signal... |
|
|
US20100241815 |
Hybrid Storage Device
In one embodiment, a hybrid storage device including a persistent memory, a volatile memory, a processor, a memory loader module that enables the processor to load a first set of information from... |
|
|
US20100238754 |
CLOCK AND POWER FAULT DETECTION FOR MEMORY MODULES
A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a... |
|
|
US20100238753 |
INTEGRATED CIRCUITS, SYSTEMS, AND METHODS FOR REDUCING LEAKAGE CURRENTS IN A RETENTION MODE
An integrated circuit includes at least one memory array for storing data. A first switch is coupled with the memory array. A first power line is coupled with the first switch. The first power... |
|
|
US20100214813 |
Memory module having a plurality of phase change memories, buffer RAM and nand flash memory
A memory module comprises a plurality of main memories; a buffer RAM configured to temporarily store data being provided to or read from the main memories and to perform a buffer function between... |
|
|
US20100211765 |
CLOCK AND POWER FAULT DETECTION FOR MEMORY MODULES
A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a... |
|
|
US20100202240 |
STATE OF HEALTH MONITORED FLASH BACKED DRAM MODULE
A device includes: non-volatile memory; a controller in communication with the non-volatile memory, wherein the controller is programmed to move data from a volatile memory to the non-volatile... |
|
|
US20100202239 |
STAGED-BACKUP FLASH BACKED DRAM MODULE
A memory device for use with a primary power source includes: volatile memory including a plurality of memory portions each of which has a normal operating state and a low-power state; an... |
|
|
US20160155488 |
METHOD OF OPERATING A VOLTAGE REGULATOR
A method of operating a first voltage regulator includes electrically coupling a transistor of an output stage of the first voltage regulator between a first power voltage and a second power... |
|
|
US20160148674 |
Systems and Methods for Reducing Standby Power in Floating Body Memory Devices
Methods, devices, arrays and systems for reducing standby power for a floating body memory array. One method includes counting bits of data before data enters the array, wherein the counting... |
|
|
US20150318027 |
Continuous Capacitor Health Monitoring and Power Supply System
An electronic device includes a subsystem, a plurality of energy storage elements coupled to the subsystem through one or more switches, and a charging and monitoring apparatus for concurrently... |
|
|
US20150117098 |
POWER DROP PROTECTION FOR A DATA STORAGE DEVICE
A data storage device includes a non-volatile memory. A method includes programming a first page at a word line of the non-volatile memory. While programming a second page at the word line, first... |
|
|
US20150016207 |
Systems and Methods for Reducing Standby Power in Floating Body Memory Devices
Methods, devices, arrays and systems for reducing standby power for a floating body memory array. One method includes counting bits of data before data enters the array, wherein the counting... |
|
|
US20140133258 |
SECONDARY MEMORY DEVICE AND ELECTRONIC SYSTEM EMPLOYING THE SAME
A secondary memory device includes a substrate configured to receive power from an external power source, at least one of non-volatile memory devices mounted on the substrate, a control device... |
|
|
US20130155800 |
Secondary Memory Units and Systems Including the Same
A secondary memory unit and a system including the same, the secondary memory unit including: a first substrate on which one or more non-volatile memory units to which power is supplied from an... |
|
|
US20130148457 |
FAST STARTUP HYBRID MEMORY MODULE
A memory device is provided comprising: a volatile memory device, a non-volatile memory device, a memory control circuit volatile memory controller coupled to the volatile memory device and... |
|
|
US20130128685 |
MEMORY MANAGEMENT SYSTEM WITH POWER SOURCE AND METHOD OF MANUFACTURE THEREOF
A method of manufacture of the memory management system includes: fabricating a dual in-line memory module carrier; mounting a volatile memory device on the dual in-line memory module carrier;... |
|
|
US20110069575 |
ELECTRONIC DEVICE AND METHOD FOR PREVENTING DATA LOSS IN MEMORY STORAGE DEVICE AND ELECTRONIC DEVICE ASSEMBLY
An electronic device includes a memory storage device, a storing unit, and a voltage increasing unit. The storing unit is used for receiving the supply voltage to store energy and releasing energy... |
|
|
US20100332862 |
SYSTEMS, METHODS AND DEVICES FOR POWER CONTROL IN MEMORY DEVICES STORING SENSITIVE DATA
Power-backup capabilities are provided by implementing a variety of different methods, systems and devices. According to one such implementation, a memory device stores data in response to data... |
|
|
US20100329064 |
SYSTEMS, METHODS AND DEVICES FOR MONITORING CAPACITIVE ELEMENTS IN DEVICES STORING SENSITIVE DATA
Power-backup capabilities are provided by implementing a variety of different methods, systems and devices. According to one such implementation, a data storage device stores data in response to... |