Match
|
Document |
Document Title |
|
US20130215686 |
REFERENCE GENERATOR WITH PROGRAMMABLE M AND B PARAMETERS AND METHODS OF USE
A reference generator with programmable m and b parameters and methods of use are provided. A circuit includes a first generator operable to generate a first voltage including a fraction of a... |
|
US20110141824 |
LEAKAGE COMPENSATED REFERENCE VOLTAGE GENERATION SYSTEM
An e-fuse sense circuit employs a single ended sense scheme in which the reference voltage is compensated for leakage. A reference voltage generator includes a pull-up resistor of similar value to... |
|
US20140254258 |
REFERENCE VOLTAGE GENERATORS AND SENSING CIRCUITS
Described examples include sensing circuits and reference voltage generators for providing a reference voltage to a sensing circuit. The sensing circuits may sense a state of a memory cell, which... |
|
US20130028014 |
REFERENCE VOLTAGE GENERATORS AND SENSING CIRCUITS
Described examples include sensing circuits and reference voltage generators for providing a reference voltage to a sensing circuit. The sensing circuits may sense a state of a memory cell, which... |
|
US20110051532 |
REFERENCE LEVEL GENERATION WITH OFFSET COMPENSATION FOR SENSE AMPLIFIER
An approach that provides reference level generation with offset compensation for a sense amplifier is described. In one embodiment, an arbitrary reference level is generated to provide an offset... |
|
US20120106237 |
BOOST CIRCUIT FOR GENERATING AN ADJUSTABLE BOOST VOLTAGE
A technique for generating an adjustable boost voltage for a device includes charging, using first and second switches, a capacitor to a first voltage during a charging phase. The technique also... |
|
US20110249516 |
INTERNAL VOLTAGE GENERATION DEVICE
An internal voltage generation device is disclosed which includes an internal voltage generator operated in response to an enable signal, the internal voltage generator generating an internal... |
|
US20140104964 |
LOW TEMPERATURE DRIFT VOLTAGE REFERENCE CIRCUIT
A voltage reference circuit includes a first enhancement-mode PMOS transistor, a first enhancement mode NMOS transistor, and a first depletion-mode PMOS transistor coupled in series between a... |
|
US20150029799 |
CANARY CIRCUIT WITH PASSGATE TRANSISTOR VARIATION
A canary circuit with passgate transistor variation is described herein. The canary circuit includes a memory canary circuit that has a plurality of bitcells. Each bitcell has at least a passgate... |
|
US20130064021 |
SENSE AMPLIFIER WITH FAST BITLINE PRECHARGE MEANS
The disclosure relates to a sense amplifier comprising a cascode transistor and means for biasing the cascode transistor, supplying a control voltage to a gate terminal of the cascode transistor.... |
|
US20110090745 |
SENSE AMPLIFIER WITH FAST BITLINE PRECHARGE MEANS
The disclosure relates to a sense amplifier comprising a cascode transistor and means for biasing the cascode transistor, supplying a control voltage to a gate terminal of the cascode transistor.... |
|
US20110188305 |
Read disturb free SMT MRAM reference cell circuit
An array of SMT MRAM cells has a read reference circuit that provides a reference current that is the sum of a minimum current through a reference SMT MRAM cell programmed with a maximum... |
|
US20090116306 |
DELAY LOCKED LOOP CIRCUIT OF SEMICONDUCTOR DEVICE
A semiconductor memory device includes a delay locked loop circuit that can control input/output timing of data according to a system clock of a high frequency. The semiconductor memory device... |
|
US20120281483 |
SYSTEMS AND METHODS FOR ADJUSTING THRESHOLD VOLTAGE
Systems and methods for adjusting threshold voltage. A threshold voltage of a transistor of an integrated circuit is measured. A bias voltage, which when applied to a body well of the transistor... |
|
US20110222355 |
Control voltage generation circuit and nonvolatile storage device having the same
Disclosed herein is a control voltage generation circuit including: a reference voltage generation circuit adapted to generate a reference voltage; and a voltage conversion circuit adapted to... |
|
US20110069562 |
LOW CONSUMPTION VOLTAGE REGULATOR FOR A HIGH VOLTAGE CHARGE PUMP, VOLTAGE REGULATION METHOD, AND MEMORY DEVICE PROVIDED WITH THE VOLTAGE REGULATOR
A voltage regulator for a regulated voltage generator configured to generate an operating voltage and including a variable comparison voltage generator, a comparison voltage, a partition branch... |
|
US20150071012 |
SUPPLY INDEPENDENT DELAYER
Electronic apparatus, systems, and methods can include a delayer having an inverter chain, where each inverter of the chain can be operatively regulated using current generators to control... |
|
US20130208550 |
SUPPLY INDEPENDENT DELAYER
Electronic apparatus, systems, and methods can include a delayer having an inverter chain, where each inverter of the chain can be operatively regulated using current generators to control... |
|
US20100322019 |
REFERENCE VOLTAGE REGULATOR FOR EDRAM WITH VSS-SENSING
A reference voltage regulator for an embedded dynamic random access memory (eDRAM) employing VSS-sensing with a reference level includes an oscillator, a control block, a reference generator, a... |
|
US20110310679 |
DEVICES, SYSTEMS, AND METHODS FOR A POWER GENERATOR SYSTEM
Methods, devices, and systems are provided for a power generator system. The power generator system may include a control device configured to output a first reference voltage and a second... |
|
US20140153313 |
System and Methods Using a Multiplexed Reference for Sense Amplifiers
A sense amplifier system includes a first path, a second path, a memory cell, a first reference cell, a second reference cell, and a switch component. The switch component is configured to switch... |
|
US20080170446 |
High voltage generating circuit and semiconductor memory device having the same and method thereof
A high voltage generating circuit may include a pulse signal generator, a counter, a plurality of transmitters, and/or a plurality of pumpers. The pulse signal generator may be configured to be... |
|
US20100165752 |
LEVEL SHIFTER
A level shifter circuit includes first and second supply inputs for receiving a first supply voltage and a second supply voltage, respectively. The level shifter circuit further comprises a... |
|
US20130315009 |
PERIOD SIGNAL GENERATION CIRCUIT
A period signal generation circuit includes a first discharger configured to discharge first current from a control node which is driven in response to a first reference voltage, and a second... |
|
US20090285036 |
Fuse data read circuit having control circuit between fuse and current mirror circuit
A fuse data read circuit includes a fuse data holding unit which holds fuse data, a fuse data read unit which detects fuse data, and a bias voltage generating circuit which generates a bias... |
|
US20150131364 |
NEGATIVE BITLINE BOOST SCHEME FOR SRAM WRITE-ASSIST
A device includes a transistor switch coupled between a bit line voltage node and a ground node and a boost signal circuit coupled to a gate node of the transistor switch, where the boost signal... |
|
US20120300556 |
DEVICES AND SYSTEMS INCLUDING ENABLING CIRCUITS
Examples of devices and systems including enabling circuits are described. Two voltage supplies may be used to operate different portions of the devices, including peripheral circuits and I/O... |
|
US20140133219 |
Power Line Lowering for Write Assisted Control Scheme
Some embodiments of the present disclosure relate to a memory array having a cell voltage generator configured to provide a cell voltage header to a plurality of memory cells. The cell voltage... |
|
US20120147679 |
METHOD FOR CONDUCTING REFERENCE VOLTAGE TRAINING
A method for conducting reference voltage training includes setting levels of a reference voltage in response to code signals and receiving and storing data for the respective levels of the... |
|
US20130315008 |
PERIOD SIGNAL GENERATION CIRCUIT
A period signal generation circuit includes a first discharger configured to discharge first current having a constant value from a control node in response to a temperature signal; and a second... |
|
US20150220092 |
INTERNAL VOLTAGE GENERATION CIRCUITS
Internal voltage generation circuits are provided. The internal voltage generation circuit includes a drive controller and an initialization unit. The drive controller detects a level of an... |
|
US20080310221 |
Reference current sources
Systems, methods, and devices are disclosed, including an electronic device that includes a first data location, a quantizing circuit, and a reference current source, all coupled to an electrical... |
|
US20130107642 |
VOLTAGE GENERATOR OF NONVOLATILE MEMORY DEVICE
A voltage generator of a nonvolatile memory device includes a pump circuit for generating a pump output voltage by performing a pumping operation and raise or maintain the output voltage in... |
|
US20140133250 |
CURRENT SENSE AMPLIFIER WITH REPLICA BIAS SCHEME
Some embodiments of the present disclosure relate to a sense amplifier architecture that facilitates fast and accurate read operations. The sense amplifier architecture includes a folded cascode... |
|
US20070153589 |
VOLTAGE REGULATION CIRCUIT, PARTICULARLY FOR CHARGE PUMP
A voltage regulation device comprises a voltage regulator for regulating a direct voltage supplied by a voltage generator, the voltage regulator comprising means for stopping or activating the... |
|
US20100091550 |
Voltage Reference Generation with Selectable Dummy Regions
Various embodiments of the present invention are generally directed to an apparatus and associated method for generating a reference voltage with dummy resistive sense element regions. A first... |
|
US20140233326 |
LOW-VOLTAGE CURRENT SENSE AMPLIFER
In one embodiment, an integrated programmable device has a plurality of current sense amplifiers for reading data from non-volatile memory and a reference generator that provides common bias... |
|
US20130094306 |
INTEGRATED CIRCUIT COMPRISING A NON-DEDICATED TERMINAL FOR RECEIVING AN ERASE PROGRAM HIGH VOLTAGE
The disclosure relates to an integrated circuit electrically powered by a supply voltage and comprising a memory electrically erasable and/or programmable by means of a second voltage greater than... |
|
US20110090747 |
INTEGRATED CIRCUIT COMPRISING A NON-DEDICATED TERMINAL FOR RECEIVING AN ERASE PROGRAM HIGH VOLTAGE
The disclosure relates to an integrated circuit electrically powered by a supply voltage and comprising a memory electrically erasable and/or programmable by means of a second voltage greater than... |
|
US20140185363 |
BIT CELL INTERNAL VOLTAGE CONTROL
Among other things, techniques for facilitating a write operation to a bit cell are provided. A pulse generator initializes lowering of an internal voltage level associated with a bit cell that is... |
|
US20140119137 |
METHOD AND APPARATUS FOR DYNAMICALLY ADJUSTING VOLTAGE REFERENCE TO OPTIMIZE AN I/O SYSTEM
Described herein is an apparatus for dynamically adjusting a voltage reference level for optimizing an I/O system to achieve a certain performance metric. The apparatus comprises: a voltage... |
|
US20140063982 |
METHOD AND APPARATUS FOR DYNAMICALLY ADJUSTING VOLTAGE REFERENCE TO OPTIMIZE AN I/O SYSTEM
Described herein is an apparatus for dynamically adjusting a voltage reference level for optimizing an I/O system to achieve a certain performance metric. The apparatus comprises: a voltage... |
|
US20110141827 |
METHOD AND APPARATUS FOR DYNAMICALLY ADJUSTING VOLTAGE REFERENCE TO OPTIMIZE AN I/O SYSTEM
Described herein is an apparatus for dynamically adjusting a voltage reference level for optimizing an I/O system to achieve a certain performance metric. The apparatus comprises: a voltage... |
|
US20140146618 |
CIRCUIT ARRANGEMENT AND METHOD FOR OPERATING A CIRCUIT ARRANGEMENT
A circuit arrangement, having a plurality of electronic components; a plurality of first access lines and second access lines, wherein each electronic component is coupled with at least one first... |
|
US20090273988 |
CIRCUIT AND METHODS TO IMPROVE THE OPERATION OF SOI DEVICES
According to the present invention, a circuit and methods for enhancing the operation of SOI fabricated devices are disclosed. In a preferred embodiment of the present invention, a pulse discharge... |
|
US20150016198 |
Multiple Power Domain Circuit and Related Method
A method comprises providing a trigger signal, generating an input pulse according to the trigger signal, inverting the input pulse to generate an inverted input pulse and pulling down an output... |
|
US20130155787 |
Digital Voltage Boost Circuit
A digital voltage boost circuit, optionally working in parallel with an analog voltage regulator, periodically injects a constant amount of current each cycle into the bit line of a high density... |
|
US20100277988 |
INTERNAL SOURCE VOLTAGE GENERATION CIRCUIT AND GENERATION METHOD THEREOF
An internal source voltage generation circuit includes main source voltage driving means configured to drive an internal source voltage terminal to a predetermined voltage level; and additional... |
|
US20120188831 |
POWER-OFF APPARATUS, SYSTEMS, AND METHODS
Some embodiments include apparatus, systems, and methods having a voltage generator to generate a voltage, a memory cell including a storage node associated with a storage node voltage, and a... |
|
US20120002489 |
SIGNAL DRIVER CIRCUIT HAVING ADJUSTABLE OUTPUT VOLTAGE FOR A HIGH LOGIC LEVEL OUTPUT SIGNAL
A signal driver circuit having an adjustable output voltage for a high-logic level output signal. The signal driver circuit includes a signal driver configured to output a first logic level signal... |