|
|
7366966 |
System and method for varying test signal durations and assert times for testing memory devices
A testing system includes a phase interpolator receiving a clock signal. An output of the phase interpolator is coupled to both a first signal distribution tree that includes a first delay line in...
|