Matches 1 - 7 out of 7
Match Document Document Title
7368372 Methods of fabricating multiple sets of field effect transistors  
The invention includes methods of fabricating multiple sets of field effect transistors. In one implementation, an etch stop layer is formed over an insulative capping layer which is formed over a...
7067378 Methods of fabricating multiple sets of field effect transistors  
The invention includes methods of fabricating multiple sets of field effect transistors. In one implementation, an etch stop layer is formed over an insulative capping layer which is formed over a...
7060570 Methods of fabricating multiple sets of field effect transistors  
The invention includes methods of fabricating multiple sets of field effect transistors. In one implementation, an etch stop layer is formed over an insulative capping layer which is formed over a...
7060569 Methods of fabricating multiple sets of field effect transistors  
The invention includes methods of fabricating multiple sets of field effect transistors. In one implementation, an etch stop layer is formed over an insulative capping layer which is formed over a...
6946343 Manufacturing method of an integrated chip  
A manufacturing method of an integrated chip. The integrated chip includes at least two devices with different functions. The method uses a first production line to form a first device on a...
6927135 Methods of fabricating multiple sets of field effect transistors  
The invention includes methods of fabricating multiple sets of field effect transistors. In one implementation, an etch stop layer is formed over an insulative capping layer which is formed over a...
6916702 Gate process and gate structure for an embedded memory device  
A gate process and a gate process for an embedded memory device. A semiconductor silicon substrate has a memory cell area and a logic circuit area. A first dielectric layer is formed overlying the...
Matches 1 - 7 out of 7