Matches 1 - 9 out of 9
Match Document Document Title
7219324 Various methods and apparatuses to route multiple power rails to a cell  
Various methods and apparatuses are described in which an integrated circuit is organized into rows and columns of macro cells having a layout architecture that includes at least two metal layers...
7073147 Method of manufacturing a semiconductor device  
Wirings connected to a gate electrode of a slave switch circuit cell for substrate bias circuits are respectively electrically connected to a wiring for a power supply potential and a wiring for a...
6868530 Method for fabricating an integrated semiconductor circuit  
A method for fabricating a semiconductor circuit uses a computer program to compute a circuit diagram that is made up of a large number of surface cells, each having a uniform height. Space-saving...
6643840 Designing method of semiconductor integrated circuit using library storing mask pattern of macro circuit and designing apparatus executing the same  
A designing method of a semiconductor integrated circuit is composed of providing a library storing a macro mask pattern for a macro circuit including buffer circuits, selecting one of the buffer...
6643835 Computer-aided design supporting system in which cells can be arranged independently  
A computer-aided design supporting system for a semiconductor device includes a cell library, an arranging tool and a wiring tool. The cell library stores a plurality of logic cell patterns, a...
6548910 Integrated circuit element, printed circuit board and electronic device having input/output terminals for testing and operation  
An integrated circuit chip includes a substrate having edges defining an inner area; circuit modules located on the substrate; and input/output terminals for inputting and outputting one or more...
6513147 Semiconductor integrated circuit device and layout method using primitive cells having indentical core designs  
The present invention provides a semiconductor integrated circuit device, a layout design method and apparatus thereof which enable to select an arbitrary number of grids in primitive cells and...
6425115 Area efficient delay circuits  
The present invention provides a library of cells that can be stored in a computer readable memory and used in the computer-aided design of integrated circuits. Some of the cells in this cell...
6417530 Sense amplifier layout method, and semiconductor memory device using the same  
In the sense amplifier layout method of a semiconductor memory device, a plurality of bit lines and bit bar lines are alternately aligned in parallel. One bit line and one bit bar line form a bit...
Matches 1 - 9 out of 9