|
Match
|
Document |
Document Title |
|
|
7415548 |
Communication network having a plurality of bridging nodes which transmits a polling message with backward learning technique to determine communication pathway
An apparatus and a method for routing data in a radio data communication system having one or more host computers, one or more intermediate base stations, and one or more RF terminals organizes the...
|
|
|
7412574 |
System and method for arbitration of memory responses in a hub-based memory system
A memory hub module includes a decoder that receives memory requests determines a memory request identifier associated with each memory request. A packet memory receives memory request identifiers...
|
|
|
7412571 |
Memory arbitration system and method having an arbitration packet protocol
A memory hub and method for transmitting a read response on a data path of a memory hub interposed between a transmitting memory hub and a receiving memory hub. An arbitration packet including data...
|
|
|
7412566 |
Memory hub and access method having internal prefetch buffers
A memory module includes a memory hub coupled to several memory devices. The memory hub includes history logic that predicts on the basis of read memory requests which addresses in the memory...
|
|
|
7411807 |
System and method for optically interconnecting memory devices
A memory device includes a semiconductor substrate in which memory circuitry has been fabricated. An address converter and a control signal converter are coupled to an address decoder and control...
|
|
|
7392331 |
System and method for transmitting data packets in a computer system having a memory hub architecture
A system and method for transmitting data packets from a memory hub to a memory controller is disclosed. The system includes an upstream reception port coupled to an upstream link. The upstream...
|
|
|
7389364 |
Apparatus and method for direct memory access in a hub-based memory system
A memory hub for a memory module having a DMA engine for performing DMA operations in system memory. The memory hub includes a link interface for receiving memory requests for access at least one...
|
|
|
7386649 |
Multiple processor system and method including multiple memory hub modules
A processor-based electronic system includes several memory modules arranged in first and second ranks. The memory modules in the first rank are directly accessed by any of several processors, and...
|
|
|
7382639 |
System and method for optically interconnecting memory devices
A memory device includes a semiconductor substrate in which memory circuitry has been fabricated. An address converter and a control signal converter are coupled to an address decoder and control...
|
|
|
7376079 |
Backup cell controller
A wireless local area network for data communications between a computer and mobile units is provided with at least two cell controllers connected to the computer and one or more rf ports each...
|
|
|
7370134 |
System and method for memory hub-based expansion bus
A system memory includes a memory hub controller, a memory module accessible by the memory hub controller, and an expansion module having a processor circuit coupled to the memory module and also...
|
|
|
7366920 |
System and method for selective memory module power management
A memory module includes a memory hub that monitors utilization of the memory module and directs devices of the memory module to a reduced power state when the module is not being used at a desired...
|
|
|
7363419 |
Method and system for terminating write commands in a hub-based memory system
A memory hub receives downstream memory commands and processes each received downstream memory command to determine whether the memory command includes a write command directed to the memory hub....
|
|
|
7353320 |
Memory hub and method for memory sequencing
A memory module includes a memory hub coupled to several memory devices. The memory hub includes at least one performance counter that tracks one or more system metrics—for example, page hit...
|
|
|
7313626 |
Operations and maintenace architecture for multiprotocol distributed system
The present disclosure is directed to an open access Network Management System (NMS) that provides multiple tenants in an open access wireless distribution system with an appropriate level of...
|
|
|
7310752 |
System and method for on-board timing margin testing of memory modules
A memory module includes several memory devices coupled to a memory hub. The memory hub includes several link interfaces coupled to respective processors, several memory controller coupled to...
|
|
|
7310748 |
Memory hub tester interface and method for use thereof
A memory hub including a memory test bridge circuit for testing memory devices. Test command packets are coupled from a tester to the memory hub responsive to a test clock signal having a test...
|
|
|
7289347 |
System and method for optically interconnecting memory devices
A memory device includes a semiconductor substrate in which memory circuitry has been fabricated. An address converter and a control signal converter are coupled to an address decoder and control...
|
|
|
7282947 |
Memory module and method having improved signal routing topology
A registered memory module includes several memory devices coupled to a register through a plurality of transmission lines forming a symmetrical tree topology. The tree includes several branches...
|
|
|
7278060 |
System and method for on-board diagnostics of memory modules
A memory hub includes an on-board diagnostic engine through which diagnostic testing and evaluation of the memory system can be performed. The memory hub includes a link interface for receiving...
|
|
|
7272682 |
***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** Memory hub bypass circuit and method
A computer system and a method used to access data from a plurality of memory devices with a memory hub. The computer system includes a plurality of memory modules coupled to a memory hub...
|
|
|
7266633 |
System and method for communicating the synchronization status of memory modules during initialization of the memory modules
A memory system includes a memory hub controller coupled to a plurality of memory modules each of which includes a memory hub. The memory hub controller and the memory hubs each include at least...
|
|
|
7260685 |
Memory hub and access method having internal prefetch buffers
A memory module includes a memory hub coupled to several memory devices. The memory hub includes history logic that predicts on the basis of read memory requests which addresses in the memory...
|
|
|
7257683 |
Memory arbitration system and method having an arbitration packet protocol
A memory hub and method for transmitting a read response on a data path of a memory hub interposed between a transmitting memory hub and a receiving memory hub. An arbitration packet including data...
|
|
|
7254331 |
System and method for multiple bit optical data transmission in memory systems
The disclosed system and method data increases data transmission speed through a memory system by using optical signals comprising a plurality of wavelengths of light so that each pulse of optical...
|
|
|
7251714 |
Method and system for capturing and bypassing memory transactions in a hub-based memory system
A memory hub includes a reception interface that receives data words and captures the data words in response to a first clock signal in a first time domain. The interface also provides groups of...
|
|
|
7249236 |
Method and system for controlling memory accesses to memory modules having a memory hub architecture
A computer system includes a memory hub controller coupled to a plurality of memory modules. The memory hub controller includes a memory request queue that couples memory requests and corresponding...
|
|
|
7245145 |
Memory module and method having improved signal routing topology
A registered memory module includes several memory devices coupled to a register through a plurality of transmission lines forming a symmetrical tree topology. The tree includes several branches...
|
|
|
7242213 |
Memory module and method having improved signal routing topology
A registered memory module includes several memory devices coupled to a register through a plurality of transmission lines forming a symmetrical tree topology. The tree includes several branches...
|
|
|
7236470 |
Tracking multiple interface connections by mobile stations
A method and apparatus for communicating between devices is described. In one embodiment, the method comprises allowing a mobile station to have a first connection to a network over a first...
|
|
|
7234070 |
System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
A memory system includes a memory hub controller that sends write data to a plurality of memory modules through a downstream data bus and receives read data from the memory modules through an...
|
|
|
7222213 |
System and method for communicating the synchronization status of memory modules during initialization of the memory modules
A memory system includes a memory hub controller coupled to a plurality of memory modules each of which includes a memory hub. The memory hub controller and the memory hubs each include at least...
|
|
|
7222210 |
System and method for memory hub-based expansion bus
A system memory includes a memory hub controller, a memory module accessible by the memory hub controller, and an expansion module having a processor circuit coupled to the memory module and also...
|
|
|
7222197 |
Apparatus and method for direct memory access in a hub-based memory system
A memory hub for a memory module having a DMA engine for performing DMA operations in system memory. The memory hub includes a link interface for receiving memory requests for access at least one...
|
|
|
7213082 |
Memory hub and method for providing memory sequencing hints
A memory module includes a memory hub coupled to several memory devices. The memory hub is also coupled to receive a memory packet from a system controller containing a memory hint indicative of...
|
|
|
7210059 |
System and method for on-board diagnostics of memory modules
A memory hub includes an on-board diagnostic engine through which diagnostic testing and evaluation of the memory system can be performed. The memory hub includes a link interface for receiving...
|
|
|
7206887 |
System and method for memory hub-based expansion bus
A system memory includes a memory hub controller, a memory module accessible by the memory hub controller, and an expansion module having a processor circuit coupled to the memory module and also...
|
|
|
7200024 |
System and method for optically interconnecting memory devices
A memory device includes a semiconductor substrate in which memory circuitry has been fabricated. An address converter and a control signal converter are coupled to an address decoder and control...
|
|
|
7194593 |
Memory hub with integrated non-volatile memory
A memory hub having an integrated non-volatile memory for storing configuration information is provided. The memory hub includes a high-speed interface for receiving memory access requests, a...
|
|
|
7188219 |
Buffer control system and method for a memory system having outstanding read and write request buffers
A memory controller and method for managing the issuance of read and write requests to a system memory is provided. The number of outstanding read requests and write requests issued to the system...
|
|
|
EP0976211B1 |
INFRASTRUCTURE FOR WIRELESS LANS
Abstract not available for EP0976211 Abstract of corresponding document: WO9937047 A wireless data communications system includes simplified access points (14) which are connected to ports of an...
|
|
|
7181584 |
Dynamic command and/or address mirroring system and method for memory modules
A memory module includes a memory hub that couples signals to memory devices mounted on opposite first and second surfaces of a memory module substrate. The memory devices are mounted in mirrored...
|
|
|
7180522 |
Apparatus and method for distributed memory control in a graphics processing system
A distributed memory controller memory system for a graphics processing system having addressable memory areas each coupled to a respective memory controller. The memory controllers are further...
|
|
|
7177285 |
Time based wireless access provisioning
A method and apparatus is provided for the time-based provisioning of wireless devices. A network access point monitors operation of wireless devices within a service region. When provisioning...
|
|
|
7174409 |
System and method for memory hub-based expansion bus
A system memory includes a memory hub controller, a memory module accessible by the memory hub controller, and an expansion module having a processor circuit coupled to the memory module and also...
|
|
|
7173923 |
Security in multiple wireless local area networks
A wireless local area network is provided with simplified RF ports which are configured to provide lower level media access control functions. Higher level media access control functions are...
|
|
|
7173922 |
Multiple wireless local area networks occupying overlapping physical spaces
A wireless local area network is provided with simplified RF ports which are configured to provide lower level media access control functions. Higher level media access control functions are...
|
|
|
EP0981257B1 |
Method for processing random access in mobile communications system
Abstract of EP0981257 A method for processing an random access in a mobile communications system includes the steps of: sending, at a mobile station, a random access burst signal to a base station...
|
|
|
7162567 |
Memory hub and method for memory sequencing
A memory module includes a memory hub coupled to several memory devices. The memory hub includes at least one performance counter that tracks one or more system metrics—for example, page hit...
|
|
|
7149874 |
Memory hub bypass circuit and method
A computer system and a method used to access data from a plurality of memory devices with a memory hub. The computer system includes a plurality of memory modules coupled to a memory hub...
|