|
Match
|
Document |
Document Title |
|
|
7370226 |
System and method for communicating a software-generated pulse waveform between two servers in a network
A method of monitoring a status condition of a first server with a second server in a server network, and also providing synchronization and messaging between the two servers, the method including:...
|
|
|
7370225 |
System and method for communicating a software-generated pulse waveform between two servers in a network
A method of monitoring a status condition of a first server with a second server in a server network, and also providing synchronization and messaging between the two servers, the method including:...
|
|
|
EP0903671B1 |
A sound warning circuit for a PCI hot plug
|
|
|
6895526 |
System and method for communicating a software-generated pulse waveform between two servers in a network
A method of monitoring a status condition of a first server with a second server in a server network, and also providing synchronization and messaging between the two servers, the method including:...
|
|
|
6810455 |
Bus arbitration system and method for carrying out a centralized arbitration with independent bus request and grant lines
Disclosed is a bus arbitration system and method which assume that each operation using the bus requires from one to five bus clock cycles. Each potential bus master has a dedicated bus request...
|
|
|
6725312 |
Bus architecture for high reliability communications in computer system
An industrial PC-compatible computer system for telecommunications applications is described. The computer system includes a plurality of peripheral boards, each of which includes a peripheral...
|
|
|
6587961 |
Multi-processor system bridge with controlled access
A bridge for a multi-processor system includes bus interfaces for connection to an I/O bus of a first processing set, an I/O bus of a second processing set and a device bus. It also comprises a...
|
|
|
6499073 |
System using programmable processor for selectively enabling or disabling power to adapter in response to respective request signals
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6484225 |
Method and system for managing communications among computer devices
A method and system for managing communications among computer devices without involving central processor units of computer systems when it is determined that involving a central processor unit is...
|
|
|
6421746 |
Method of data and interrupt posting for computer devices
A method of monitoring issuance of interrupt and transaction commands without involving central processor units of computer systems. The method employs a fabric controller to manage transaction...
|
|
|
6304929 |
Method for hot swapping a programmable adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6269412 |
Apparatus for recording information system events
A system recorder for logging events occurring in an information processing system in a memory unit. The system recorder is part of a server system which supports communication of digital...
|
|
|
6260098 |
Shared peripheral controller
A shared peripheral controller including a primary bus interface, a primary bus first register, a shared bus interface, and a control unit. The primary bus interface is adapted to receive an...
|
|
|
6253334 |
Three bus server architecture with a legacy PCI bus and mirrored I/O PCI buses
A fault-tolerant computer system includes a processor and a memory, connected to a system bus. The system includes at least two mirrored circuits, at least two mirrored IO devices, a detection...
|
|
|
6249828 |
Method for the hot swap of a mass storage adapter on a system including a statically loaded adapter driver
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6247080 |
Method for the hot add of devices
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6243838 |
Method for automatically reporting a system failure in a server
A method of reporting a system failure in a server system, which includes the following acts: detecting a system failure condition; transmitting failure information related to the failure condition...
|
|
|
6202111 |
Method for the hot add of a network adapter on a system including a statically loaded adapter driver
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6192434 |
System for hot swapping a programmable adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6179486 |
Method for hot add of a mass storage adapter on a system including a dynamically loaded adapter driver
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6173346 |
Method for hot swapping a programmable storage adapter using a programmable processor for selectively enabling or disabling power to adapter slot in response to respective request signals
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6170028 |
Method for hot swapping a programmable network adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals
A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as...
|
|
|
6163853 |
Method for communicating a software-generated pulse waveform between two servers in a network
A method of monitoring a status condition of a first server with a second server in a server network, and also providing synchronization and messaging between the two servers, the method including:...
|
|
|
6147871 |
Low profile computer assembly using paired back-to-back peripheral card connectors that support different bus form factors and are mounted on a riser card
A low profile riser card assembly for a computer system is provided by incorporating two uniaxial back to back peripheral connectors. The peripheral card connectors extend outwardly along a single...
|
|
|
6115770 |
System and method for coordinating competing register accesses by multiple buses
An electronic circuit coordinates accesses to a register shared among multiple system resources by managing the priority of each system resource relative to others. When a priority register access...
|
|
|
6115551 |
System for minimizing the number of control signals and maximizing channel utilization between an I/O bridge and a data buffer
A compound control/data channel connects an I/O bridge (IOB) and a data buffer unit (DBU) in a high performance I/O subsystem. Generally, data movements among an I/O bridge, data buffer unit,...
|
|
|
6058450 |
Method and system for apportioning computer bus bandwith
A method interfaces a plurality of bus requesters with a computer bus. The method apportions the bus bandwidth among the bus requesters by assigning to each bus requester a bus bandwidth portion...
|
|
|
6014717 |
PCMCIA host adapter and method for variable data transfers
A PCMCIA host adapter includes the capability to master a non-DMA system bus and control a DMA data transfer between a DMA capable peripheral and the internal system memory. A peripheral can be...
|
|
|
6008730 |
Sound warning circuit for PCI hot plug
A sound warning circuit for PCI hot plug basically comprises: a timer that takes as inputs a fixed frequency clock and the system port B's bit 0, and which controls the system; a logic AND gate...
|
|
|
5958031 |
Data transmitting/receiving device of a multiprocessor system and method therefor
A data transmitting/receiving device and method for transmitting and receiving data between processors in a multiprocessor system. A data bus interconnecting a plurality of processors is separated...
|
|
|
5926378 |
Low profile riser card assembly using paired back-to-back peripheral card connectors mounted on universal footprints supporting different bus form factors
A low-profile computer assembly having a universal footprint on a riser card for mounting peripheral card connectors on the riser card is provided. The peripheral card connectors can be of the...
|
|
|
5905913 |
System for collecting a specified number of peripheral interrupts and transferring the interrupts as a group to the processor
An interrupt mechanism associated with a peripheral devise is connected to a processor by an interrupt driven I/O bus. The mechanism includes an n input System Interrupt Status Register (SISR)...
|
|
|
EP0903671A2 |
A sound warning circuit for PCI hot plug
A sound warning circuit for PCI hot plug basically comprises: a timer that takes as inputs a fixed frequency clock and the system port B's bit 0, and which controls the system; a logic AND gate...
|
|
|
5850557 |
Method and apparatus for reducing bus bridge thrashing by temporarily masking agent requests to allow conflicting requests to be completed
A method and apparatus for masking processor requests to improve bus efficiency includes a bus bridge having a detection logic for determining when a first processor on a first bus has been backed...
|
|
|
5845107 |
Signaling protocol conversion between a processor and a high-performance system bus
A method of operation in a computer system having a host processor, a pipelined system bus, and at least one agent, all of which operate in accordance with a first signaling protocol, and a...
|
|
|
5819052 |
Portable computer which performs bus arbitration using a serial bus
An I/o control gate array, a power supply controller, an EEPROM of a battery pack, a DS (docking station) controller, and an EEPROM of a docking station are connected to an I 2 C serial BUS. This...
|
|
|
5796964 |
Method for modifying an existing computer bus to enhance system performance
A method for improving the performance of an existing busoriented computer system with minimum or no design change to the existing hardware, bus protocol, or bus operation is disclosed....
|
|
|
5771358 |
Method and system for apportioning computer bus bandwidth
A method interfaces a plurality of bus requesters with a computer bus. The method apportions the bus bandwidth among the bus requesters by assigning to each bus requester a bus bandwidth portion...
|
|
|
5761450 |
Bus bridge circuit flushing buffer to a bus during one acquire/relinquish cycle by providing empty address indications
A bridge circuit adapted to be associated with a first faster bus circuit and a second slower bus circuit which bridge circuit includes a first path for transferring data between the first and...
|
|
|
5761444 |
Method and apparatus for dynamically deferring transactions
A method and apparatus for regulating the deferral of a transaction issued on a bus by a processor in a computer system is disclosed. A bus transaction recorder coupled to the bus processes encoded...
|
|
|
EP0820020A2 |
Signaling protocol conversion between a processor and a high performance system bus
A method of operation in a computer system having a host processor, a pipelined system bus, and at least one agent, all of which operate in accordance with a first signaling protocol, and a...
|
|
|
5587957 |
Circuit for sharing a memory of a microcontroller with an external device
A device for sharing a memory of a microcontroller with an external device is provided. The device according to the present invention includes a communication unit for exchanging information...
|
|
|
5568619 |
Method and apparatus for configuring a bus-to-bus bridge
An information processing system includes a processor for processing information; a processor bus, a first expansion bus; a host bridge for coupling the processor bus to the first expansion bus; a...
|