|
Match
|
Document |
Document Title |
|
|
7386661 |
Power save module for storage controllers
A method and system using a storage controller for transferring data between a storage device and a host system is provided. The storage controller includes, a power save module that is enabled in...
|
|
|
7336435 |
Method and system for collecting servo field data from programmable devices in embedded disk controllers
A servo controller for an embedded disk controller comprises a read channel interface that includes a programmable control logic that receives a servo field detected signal from a module that...
|
|
|
7287102 |
System and method for concatenating data
A storage controller includes a first memory that stores a plurality of data blocks that include first and second noncontiguous data segments. A queue module stores data lengths and data start...
|
|
|
7286441 |
Integrated memory controller
A memory system comprises a memory that includes at least one of Synchronous Dynamic Random Access Memory (SDRAM) and Double Data Rate SDRAM (DDR). A memory controller communicates with the memory,...
|
|
|
7240267 |
System and method for conducting BIST operations
Method and system for initiating a built in self test (“BIST”) operation for memory modules is provided. The method includes, determining if a test access port (“TAP”) controller...
|
|
|
7219182 |
Method and system for using an external bus controller in embedded disk controllers
A system and method for an embedded disk controller is provided. The embedded disk controller includes a main processor in communication with a first bus. A second processor communicates with a...
|
|
|
7139150 |
Method and system for head position control in embedded disk drive controllers
A track follow controller (“TFC”) in an embedded disk controller is provided. The TFC includes, a position error calculator that determines a linear position of a head based on burst format and...
|
|
|
7120084 |
Integrated memory controller
A system and circuit for reading and writing data to a buffer memory, which is Synchronous Dynamic Random access Memory (“SDRAM”), or Double Data Rate-Synchronous Dynamic Random Access Memory...
|
|
|
7111228 |
System and method for performing parity checks in disk storage system
A system for maintaining cyclic redundancy check (“CRC”) protection of XOR'ed data sectors includes a register that is initialized with a non-zero seed value used for generating sector CRC...
|
|
|
7080188 |
Method and system for embedded disk controllers
A system for an embedded disk controller is provided. The system includes a first main processor operationally coupled to a high performance bus; a second processor operationally coupled to a...
|
|
|
7064915 |
Method and system for collecting servo field data from programmable devices in embedded disk controllers
A system for collecting servo field data from programmable devices in embedded disk controllers. The system includes a servo controller with a read channel interface. The read channel interface...
|
|
|
7039771 |
Method and system for supporting multiple external serial port devices using a serial port controller in embedded disk controllers
A serial port controller in an embedded disk drive controller is provided. The serial port controller includes a state machine that can access protocol information regarding plural devices...
|
|
|
7007114 |
System and method for padding data blocks and/or removing padding from data blocks in storage controllers
A method and system for processing data by a storage controller with a buffer controller coupled to a buffer memory is provided. The method includes, evaluating incoming data block size;...
|
|
|
6901503 |
Data processing circuits and interfaces
An integrated circuit contains a microprocessor core, program memory and separate data storage, together with analog and digital signal processing circuitry. The ALU is 16 bits wide, but a 32-bit...
|
|
|
6795877 |
Configurable serial bus to couple baseband and application processors
A system includes an application processor and a baseband processor that may be configurable to communicate by the transfer of data in a hexadecimal format, an octal format or a decimal format in...
|
|
|
6317842 |
Method and circuit for receiving dual edge clocked data
A method and circuit for receiving data that is provided on both edges of a strobe signal. The circuit provides the data to an output while detecting the data and generating the appropriate control...
|
|
|
6311263 |
Data processing circuits and interfaces
An integrated circuit contains a microprocessor core, program memory and separate data storage, together with analogue and digital signal processing circuitry. The ALU is 16 bits wide, but a 32-bit...
|
|
|
6034619 |
Digital alarm receiver for automated handling of data formats
A digital alarm receiver interacts with a multiplicity of transmitters having a plurality of different transmitter formats. The receiver adapts automatically to different formats received over the...
|
|
|
5565745 |
Communications protocol
A protocol for communication between devices connected via a bus having three handshake lines and at least one data line. A first device controls two of the three handshake lines, and a second...
|
|
|
5455568 |
Selective communication system having separate connection circuits between communication devices
A transmitting-receiving unit or a set of upper rank transmitting-receiving units and lower rank transmitting-receiving units are provided, and one or a plurality of circuits selected by a circuit...
|
|
|
5051897 |
Single-chip microcomputer with memory patching capability
A single-chip microcomputer is disclosed, which comprises a central processing unit including a programmable counter for storing address data for accessing a first memory and performing operations...
|
|
|
4990907 |
Method and apparatus for data transfer
A bus master and a plurality of bus slaves are connected through a data bus and a control bus, and data transfer of hand shake system is performed. In the control bus, at least data strobe signal...
|
|
|
4962378 |
Multi-user serial bus system
A new, multi-user data communication system is presented which is inexpensive and does not require any hardware changes to the central processor/system host. The standard serial data input/output...
|
|
|
4885578 |
In band connection establishment for a multiple multi-drop network
A system for establishing connections between processors in a distributed system of processors connected by a multiple multi-drop network. No wires are needed in addition to those already present...
|
|
|
4831358 |
Communications system employing control line minimization
A communications system employs a multiline bus including control lines for multiple functions in order to minimize the required number of bus lines. This technique is most applicable to small...
|
|
|
4742572 |
Optical fiber data link system
An optical fiber data link system comprising a controller and one or more stations, all of which are connected to one another by a series of optical fibers providing a single loop as a whole. At...
|
|
|
4727370 |
Method and system for synchronous handshake generation
A method and system are provided for generating a synchronized handshake between communicating parts of a digital system operating from a common clock. A request signal is sent from an initiating...
|
|
|
4654655 |
Multi-user serial data bus
A multiple device serial data bus and signalling scheme is described. The serial data bus allows for inter-peripheral communication at a data rate established by a bus control unit. Clocking...
|