|
Match
|
Document |
Document Title |
|
|
7043725 |
Two tier arrangement for threads support in a virtual machine
A software system with a two tier arrangement for threads support that enhances the adaptability of a virtual machine to differing platforms. The software system includes a virtual machine with a...
|
|
|
6397336 |
Integrated network security access control system
A network resource security services control system comprises an integrated arrangement of security services, that are operative to control the ability of an information storage and retrieval...
|
|
|
6212678 |
Method of carrying out computer operations
A method and apparatus with carrying out computer operations of push and pop. The series of program sections including an interpretive program or module which interprets intermediate code are...
|
|
|
5974149 |
Integrated network security access control system
A network resource security services control system comprises an integrated arrangement of security services, that are operative to control the ability of an information storage and retrieval...
|
|
|
5701502 |
Isolating a central processing unit from the operating system controlling said unit and its associated hardware for interaction of the unit with data handling apparatus alien to the operating system
The functions of two virtual operating systems (e.g., S/370 VM and S/88 OS) are merged into one physical system. Partner pairs of S/88 processors run the S/88 OS and handle the fault tolerant and...
|
|
|
5606714 |
Integrated data processing system including CPU core and parallel, independently operating DSP module and having multiple operating modes
An integrated circuit structure, having a central processing unit (CPU) formed as a part thereof, for configuring the CPU for operating in an operating mode selected from a plurality of possible...
|
|
|
EP0382529B1 |
Microprocessor having store buffer
Abstract of EP0382529 A microprocessor includes a CPU (10, 17, 19, 20; 110) executing a program, and a register (25; 140) storing a program status word (PSW) indicative of a status of the program...
|
|
|
5375216 |
Apparatus and method for optimizing performance of a cache memory in a data processing system
A circuit for allowing greater user control over a cache memory is implemented in a data processor (20). Cache control instructions have been implemented to perform touch load, flush, and allocate...
|
|
|
5276888 |
Computer system with interrupts transparent to its operating system and application programs
A transparent system interrupt is invoked by the assertion of an electrical signal at an external pin of a microprocessor CPU chip. Upon assertion of this interrupt, the CPU begins program...
|
|
|
EP0208192B1 |
Memory stack for ring protection architecture
Abstract not available for EP0208192 Abstract of corresponding document: US4703417 In combination with a multiprocessing/multiprogramming computer system having a ring protection mechanism for...
|
|
|
5201052 |
System for transferring first and second ring information from program status word register and store buffer
A microprocessor provides a CPU to execute a program and a register to store a program status word indicative of a status of the program being executed by the CPU. The program status word includes...
|
|
|
EP0187603B1 |
Computer with virtual machine mode and multiple protection rings
Abstract not available for EP0187603 Abstract of corresponding document: EP0480546 A computer system including a processor and memory, the processor having a virtual mode of operation in which it...
|
|
|
5148542 |
Multitask processing apparatus utilizing a central processing unit equipped with a micro-program memory which contains no software instructions
An apparatus for processing a plurality of tasks comprises a central processing unit (CPU) equipped with a microprogram memory, and a memory. A processing demand to the real time OS required for...
|
|
|
5115506 |
Method and apparatus for preventing recursion jeopardy
A microprocessor including unprime registers for use during normal operation, prime registers for use during interrupts, a normal register set for use during normal operation and conventional...
|
|
|
EP0480546A2 |
Computer with virtual machine mode and multiple protection rings.
A computer system including a processor and memory, the processor having a virtual mode of operation in which it uses a virtual machine monitor which allows it to service a plurality of users...
|
|
|
EP0382529A2 |
Microprocessor having store buffer.
A microprocessor includes a CPU (10, 17, 19, 20; 110) executing a program, and a register (25; 140) storing a program status word (PSW) indicative of a status of the program being executed by the...
|
|
|
4823308 |
Microcomputer with software protection
In order to protect key parts of computer programs, the instructions making up those parts are held in an EPROM forming part of a single chip microcomputer. The EPROM is connected to instruction...
|
|
|
4787031 |
Computer with virtual machine mode and multiple protection rings
A computer system including a processor and memory, the processor having a virtual mode of operation in which it uses a virtual machine monitor which allows it to service a plurality of users...
|
|
|
4683532 |
Real-time software monitor and write protect controller
Verification of proper operation of computer programs executing in a central processor and protection of critical data is accomplished by an independent software monitor which accepts data keys...
|
|
|
4669059 |
Method and apparatus in a data processor for selectively disabling a power-down instruction
A method for allowing the user of a data processor having a power-down instruction to selectively disable the power-down instruction. In the preferred circuit, the user stores a special code in a...
|
|
|
EP0208192A2 |
Memory stack for ring protection architecture.
Abstract not available for EP0208192 Abstract of corresponding document: US4703417 In combination with a multiprocessing/multiprogramming computer system having a ring protection mechanism for...
|
|
|
EP0187603A2 |
Computer with virtual machine mode and multiple protection rings.
Abstract not available for EP0187603 Abstract of corresponding document: EP0480546 A computer system including a processor and memory, the processor having a virtual mode of operation in which it...
|
|
|
4504903 |
Central processor with means for suspending instruction operations
A central processor for use in a data processing system that is adapted for processing sequences of characters. Information identifying a string of characters to be examined, including an initial...
|
|
|
4447874 |
Apparatus and method for communication of information between processes in an information system
An apparatus for enabling communication of information between processes being carried out on a computing system. Each process is assigned a control block including a specialized memory element. A...
|
|
|
4434461 |
Microprocessor with duplicate registers for processing interrupts
A unique microprocessor for controlling portable and mobile cellular radiotelephones is architectured to process high speed supervisory signalling, while also minimizing power drain. The...
|
|
|
4400769 |
Virtual machine system
A virtual machine system is provided with a control program for concurrently operating a plurality of OSs (Operating Systems). The object is to suppress the overhead produced when simulating...
|
|
|
4374412 |
Circulating page loose system
A computer having a programmable network assumes specialized operating configurations corresponding to the functions to be executed at each cycle. For such a computer, the program consists of the...
|
|
|
4352157 |
Data-processing apparatus having improved interrupt handling processor
The data-processing apparatus of this invention comprises a central processing unit (hereinafter referred to as the "CPU"), and a plurality of a groups of memory units in the CPU to be applied as a...
|
|
|
4322794 |
Bus connection system
A bus connection system in which data transmission and reception between a central processing unit and a memory, an input/output control circuit or like peripheral circuit is performed via a bus. A...
|
|
|
4253145 |
Hardware virtualizer for supporting recursive virtual computer systems on a host computer system
A hardware virtualizer establishes correspondence between the real process names of the processes executing on a general purpose host computer and the virtual resource names of virtual resources...
|
|
|
4245301 |
Information processing system
An information processing system having a main memory unit, an arithmetic control unit, and a plurality of input/output units, is comprised of a first bus, which is bidirectional, commonly...
|
|
|
4217638 |
Data-processing apparatus and method
The data-processing apparatus of this invention comprises a central processing unit (hereinafter referred to as the "CPU"), and a plurality of groups of memory units in the CPU to be applied as a...
|
|
|
4177510 |
Protection of data in an information multiprocessing system by implementing a concept of rings to represent the different levels of privileges among processes
Computer data and procedure protection by preventing processes from intering with each other or sharing each other's address space in an unauthorized manner is accomplished in hardware/firmware by...
|
|
|
4130870 |
Hierarchially arranged memory system for a data processing arrangement having virtual addressing
A hierarchially arranged memory system is described for a data processing system having virtual addressing. A three-level working memory is provided, along with an auxiliary memory, in a data...
|
|
|
4099243 |
Memory block protection apparatus
Data stored in a selected block of a memory associated with a data processing system is protected while a first device has access to any memory location in the selected memory block. If another...
|
|
|
4087856 |
Location dependence for assuring the security of system-control operations
A computer operating system security mechanism employing a non-penetrable hardware means for storing privileged instruction identification data for preventing direct unauthorized access to certain...
|
|
|
4074353 |
Trap mechanism for a data processing system
A plurality of trap save areas are linked to form a pool of such areas from which an area may be loaded with context from various sources in response to a trap condition, such as the addressing of...
|
|
|
4015245 |
Biprogrammable electronic accounting machine
A biprogrammable computer is provided with an operator actuable selector switch. Each position of the selector switch of the computer assigns the keyboard, the console and the display to a selected...
|