|
Match
|
Document |
Document Title |
|
|
5148430 |
Transmitter/receiver for generating transmitting data signal in synchronization with received data signal
A transmitter/receiver applicable as an interface circuit in ISDN terminals is disclosed. In externally designated total phase deviation measurement mode, the delay time caused by a receiver...
|
|
|
5036297 |
High-speed digital PLL device
In a device for producing a signal in synchronism with the phase of an input signal, a tapped delay timer produces a plurality of signals which have phases different from each other, a selection...
|
|
|
4975930 |
Digital phase locked loop
A digital phase locked loop circuit produces a reference waveform synchronized with a sequence of read data signals by dividing the reference waveform which consists of 0's and 1's windows, into...
|
|
|
EP0326007A2 |
Center frequency high resolution digital phase-loop circuit.
A center frequency high resolution digital phase-lock loop circuit (CF HRDPLL) is described with an input clock reference frequency which is equal to the output phase-locked frequency. The output...
|
|
|
EP0317821A2 |
High resolution digital phase-lock loop circuit.
A high resolution digital phase-lock loop circuit is described, which is implemented with an input clock reference frequency which is approximately the same as the output frequency of the...
|
|
|
4677648 |
Digital phase locked loop synchronizer
A phase locked loop (PLL) arrangement comprising a local crystal oscillator (23) and a tapped delay chain (15) of analog delay elements (17). Connected to the delay chain taps are a flash register...
|
|
|
4600943 |
Sampling pulse generator
A sampling pulse generator utilizes sampling clocks CLi each having a frequency which corresponds to a character data signal D to be sampled. Each phase of these clocks CLi is progressively and...
|
|
|
4455664 |
Carrier data operated squelch
A unique carrier data operated squelch for use with a demodulator detector for phase shift keyed digital signals. The counts transitions in the PSK signal by examining a narrow time window around...
|
|
|
4450573 |
Bit data operated squelch
A unique bit data operated squelch for use with a demodulator detector for phase shift keyed digital signals. The squelch detects transitions by testing a register of baseband demodulated sample...
|
|
|
4386323 |
Arrangement for synchronizing the phase of a local clock signal with an input signal
Synchronizing the phase of a locally generated clock signal with the phase of an input signal is usually effected by using a phase-locked loop, but this has a drawback that a certain run-in time is...
|
|
|
EP0004887A1 |
Method and device for synchronizing digital transmissions via satellite.
In a method and a device for synchronizing with the on-board timing of a regenerative satellite information symbols regenerated with the timing of the emitting earth stations, in time-division...
|
|
|
4121159 |
Method for the synchronization of a transmission path
A method for synchronizing apparatus on the receiving side of a time multiplex or code multiplex transmisson system with apparatus on the transmitting side of the system, in particular in a system...
|
|
|
3916324 |
Method and apparatus for producing a baud timing signal from a modulated carrier signal
A method and apparatus for producing baud timing signals from a modulated carrier signal is disclosed in which means are provided for comparing one time sample of the modulated carrier signal with...
|
|
|
3758720 |
CIRCUIT FOR INCREMENTALLY PHASING DIGITAL SIGNALS
A phasing circuit for a digital system requiring the relative phasing of two synchronous, periodic digital signals wherein the repetition rate of a generated synchronous reference signal is...
|
|
|
3674934 |
MINIMUM SHIFT KEYED (MSK) PHASE MEASUREMENT DEVICE
Apparatus for measuring the phase of an unsynchronized but phase continuous nd stabilized Minimum Shift Keyed (MSK) signal by monitoring the data channels of an MDK data communication system. This...
|
|
|
3626306 |
AUTOMATIC BAUD SYNCHRONIZER
A method and circuit for synchronizing the receiver-sampling pulse train with a received analog data waveform in the receiver analog-to-digital converter in a synchronous data communication system...
|