Title:
Electric terminal
United States Patent D798249
Inventors:
Vinciarelli, Patrizio (Boston, MA, US)
Lafleur, Michael B. (East Hampstead, NH, US)
Application Number:
29/556621
Publication Date:
09/26/2017
Filing Date:
03/02/2016
Assignee:
VLT, Inc. (Sunnyvale, CA, US)
Primary Class:
International Classes:
(IPC1-7): 1303
Field of Search:
D13/182, 257/678, 257/690, 361/679.31, 361/719, 361/720, 361/752, 361/777, 361/820
View Patent Images:
US Patent References:
D754083Electric terminalApril, 2016VinciarelliD13/182
D736213Memory cardAugust, 2015Kang et al.
D736216Memory cardAugust, 2015Kang et al.
D730304Substrate for an electronic circuitMay, 2015Matsumoto et al.
D708594Panel board for electroluminescence moduleJuly, 2014Kirihara et al.
D708595Electroluminescence moduleJuly, 2014Kirihara et al.
20140106621MEMORY CARD ADAPTER DEVICEApril, 2014Wu439/630
20140099805ELECTRONIC CONNECTOR CAPABLE OF ACCEPTING A SINGLE SUBSCRIBER IDENTITY MOPDULE OR A MEMORY CARDApril, 2014Kutchery439/76.1
20140070381SEMICONDUCTOR MEMORY CARDMarch, 2014Doi257/666
D699201Pad arrangement of a circuit moduleFebruary, 2014Petsch
D694200Electroluminescence moduleNovember, 2013Matsuhisa et al.
D690672Encoder optical moduleOctober, 2013Yoshida et al.
D690277Electroluminescence moduleSeptember, 2013Matsuhisa et al.
D684547Fixing base for an electroluminescence moduleJune, 2013Kawachi et al.
D638809Substrate for light source of light emitting diodeMay, 2011Morikawa et al.
D638810Substrate for light source of light emitting diodeMay, 2011Morikawa et al.
D633450Electro luminescence moduleMarch, 2011Fujihara et al.
D633054Electro luminescence moduleFebruary, 2011Fujihara et al.
7709292Processes and packaging for high voltage integrated circuits, electronic devices, and circuitsMay, 2010Sadwick257/723
D612347Electric circuit boardMarch, 2010Yokota et al.
D601520Electric circuit boardOctober, 2009Yokota et al.
20090004776METHOD OF FABRICATING A MEMORY CARD USING SIP/SMT HYBRID TECHNOLOGYJanuary, 2009Ye438/108
D547371Reminder formJuly, 2007Miller
D540272Semiconductor moduleApril, 2007Higashibata
20060097374Multi chip packageMay, 2006Egawa
6753482Semiconductor component with adjustment circuitryJune, 2004Schoenfeld174/255
D485536Electronics component assemblyJanuary, 2004Dang et al.
6537850Method for fabricating semiconductor components with terminal contacts having alternate electrical pathsMarch, 2003Corisis257/E21.508
D471167Hybrid integrated circuit boardMarch, 2003Hitoshi et al.
6483038Memory cardNovember, 2002Lee et al.
6476505Semiconductor device having pads, the intervals of which are adjusted and arranged in semiconductor chip cornersNovember, 2002Nakamura
D466093Hybird integrated circuit boardNovember, 2002Ebihara et al.
6348742Sacrificial bond pads for laser configured integrated circuitsFebruary, 2002MacPherson
6078505Circuit board assembly methodJune, 2000Turudic
5994772Semiconductor packageNovember, 1999Shin
5757082Semiconductor chips, devices incorporating same and method of making sameMay, 1998Shibata
5742005Electrical connection boxApril, 1998Saka174/541
5066999Resistor under wirebond padNovember, 1991Casper
D317300Semi-conductor mounting substrateJune, 1991Hasegawa et al.
4698663Heatsink package for flip-chip ICOctober, 1987Sugimoto et al.
4338621Hermetic integrated circuit package for high density high power applicationsJuly, 1982Braun
3579046ELECTRICAL HOUSING ASSEMBLY HAVING A PLURALITY OF CHAMBERS WITH ADJACENT CIRCUIT BOARD ELEMENTSMay, 1971Jordan
Other References:
Mitsubishi Electric Corporation, Release No. 2647, Mitsubishi Electric Launches 1200V/50A Large-Type Dual In-Line Package Intelligent Power Module, Jan. 26, 2012, 2 pages.
Protek Devices, Package Outline, 16 Pin Drip Package, 2000, 2 pages.
US Notice of Allowance for U.S. Appl. No. 29/470,060, mailed Dec. 4, 2015, 13 pages.
US Office Action for U.S. Appl. No. 29/470,060, mailed Sep. 17, 2015, 10 pages.
Primary Examiner:
Oswecki, Elizabeth J.
Attorney, Agent or Firm:
Foley & Lardner LLP
Claims:
CLAIM

1. The ornamental design for an electric terminal, as shown and described.

Description:

FIG. 1 is a top, front, right perspective view of an electric terminal showing our new design;

FIG. 2 is a front elevation view thereof;

FIG. 3 is a rear elevation view thereof;

FIG. 4 is a right side elevation view thereof;

FIG. 5 is a left side elevation view thereof;

FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom plan view thereof.

The ornamental design which is claimed is shown in the figures.

The dashed-dot-dashed lines represent the boundary line of the claimed design. The even dashed broken lines shown in the drawings represent portions of the electric terminal that form no part of the claimed design.

The claimed design should be understood to include the outer solid line edges of the protruding members shown in FIGS. 1-5, as well as the bottom surface area in FIG. 7.