|
Match
|
Document |
Document Title |
|
|
6724391 |
Mechanism for implementing Z-compression transparently
The present invention provides a mechanism for implementing z-compression in a manner that is transparent to the user. Blocks of z-data are associated with storage locations in a z-data buffer in...
|
|
|
6704858 |
Information processor and method for switching those register files
An information processor has a first register file used when a first instruction is executed and a second register file used when a second instruction is used. When the second instruction is called...
|
|
|
6697935 |
Method and apparatus for selecting thread switch events in a multithreaded processor
A system and method for performing computer processing operations in a data processing system includes a multithreaded processor and thread switch logic. The multithreaded processor is capable of...
|
|
|
6697834 |
Mutual exculsion system and method for restarting critical sections of code when preempted during a critical section
A mutual exclusion arrangement is disclosed for use in connection with a computer, the computer being configured to execute at least one program having at least one thread in a series of time...
|
|
|
6691304 |
Monitor conversion in a multi-threaded computer system
Methods and apparatus for converting a lightweight monitor to a heavyweight monitor are disclosed. According to one aspect of the present invention, a computer-implemented method for converting a...
|
|
|
6671762 |
System and method of saving and restoring registers in a data processing system
A system and method is provided to reduce the latency associated with saving and restoring the state of the floating point registers in a microprocessor when switching tasks between floating point...
|
|
|
6665746 |
System and method for prioritized context switching for streaming data memory transfers
Method of streaming data transfers from scattered locations or to a gathered location in a memory, including the steps of manipulating the transfer of data between memory devices by processing, an...
|
|
|
6662297 |
Allocation of processor bandwidth by inserting interrupt servicing instructions to intervene main program in instruction queue mechanism
The method and apparatus feature detecting and prioritizing one or more interrupt service requests; inserting interrupt servicing instructions responsive to the interrupt service request into an...
|
|
|
6658451 |
Parallel join operation to support space and time dimensional program execution
One embodiment of the present invention provides a system that supports space and time dimensional program execution by performing a parallel join operation to merge state created during...
|
|
|
6658449 |
Apparatus and method for periodic load balancing in a multiple run queue system
An apparatus and methods for periodic load balancing in a multiple run queue system are provided. The apparatus includes a controller, memory, initial load balancing device, idle load balancing...
|
|
|
6629236 |
Master-slave latch circuit for multithreaded processing
A master-slave latch circuit for a multithreaded processor stores information for multiple threads. The basic cell contains multiple master elements, each corresponding to a respective thread,...
|
|
|
6625725 |
Speculative reuse of code regions
A speculative code reuse mechanism includes a reuse buffer, a main processing core and a reuse checking core. The reuse buffer includes inputs and outputs of previously executed instances of code...
|
|
|
6622155 |
Distributed monitor concurrency control
A system and method is disclosed for synchronizing threads of execution within a distributed computing environment. Threads of execution within a computer spawn additional threads of execution on...
|
|
|
6601081 |
Method and apparatus for context maintenance in windows
A computer system includes a global machine for providing a virtual machine for a plurality of applications programs, including a calling applications program and a called applications program...
|
|
|
6594824 |
Profile driven code motion and scheduling
A method and apparatus for generating an optimized intermediate representation of source code for a computer program are described. An initial intermediate representation is extracted from the...
|
|
|
6581089 |
Parallel processing apparatus and method of the same
A parallel processing apparatus capable of flexibly solving at a high speed the problem of synchronization wait when a plurality of tasks are generated, wherein a processor element PE 12 specifies...
|
|
|
6567839 |
Thread switch control in a multithreaded processor system
A system and method for performing computer processing operations in a data processing system includes a multithreaded processor and thread switch logic. The multithreaded processor is capable of...
|
|
|
6553400 |
Suspend and resume processing method for suspending and resuming a plurality of states of programmed operations
A suspend and resume processing method for suspending and resuming a plurality of hardware states of program tasks is disclosed. In the suspend operation, a key code designated by the user is...
|
|
|
6553487 |
Device and method for performing high-speed low overhead context switch
A device and method for performing high speed low overhead context switch, and especially in processors that handle multilevel nested tasks. The device handles forward requests and backward...
|
|
|
6553479 |
Local control of multiple context processing elements with major contexts and minor contexts
A method and apparatus for providing local control of processing elements in a network of multiple context processing element are provided. A multiple context processing element is configured to...
|
|
|
6553486 |
Context switching for vector transfer unit
A vector transfer unit for handling transfers of vector data between a memory and a data processor by one or more application programs in a computer system. A compiler identifies the use of vector...
|
|
|
6553268 |
Template language for industrial controller programming
A programming language for programming industrial controllers in relay ladder logic language, the programming language including both extensions to standard RLL rung form itself and extensions...
|
|
|
6542991 |
Multiple-thread processor with single-thread interface shared among threads
A processor includes logic for tagging a thread identifier (TID) for usage with processor blocks that are not stalled. Pertinent non-stalling blocks include caches, translation look-aside buffers...
|
|
|
6542920 |
Mechanism for implementing multiple thread pools in a computer system to optimize system performance
A mechanism is disclosed for implementing multiple thread pools in a computer system to optimize system performance. In accordance with the invention, a plurality of thread pools is initially...
|
|
|
6535971 |
Data processing system having plurality of processors and executing series of processings in prescribed order
In order to provide a data processing system processing data at a high speed and having a high performance, the data processing system has the following construction. The data processing system...
|
|
|
6535878 |
Method and system for providing on-line interactivity over a server-client network
Apparatus and a method for communicating media over a network including encoding the media into a server database at a server, downloading from the server database to a client database generally...
|
|
|
6526431 |
Maintaining extended and traditional states of a processing unit in task switching
The present invention is a method and apparatus for switching first and second tasks in an operating system. The first and second tasks each have first and second traditional states and first and...
|
|
|
6522934 |
Dynamic unit selection in a process control system
A process control system includes a controller that executes a control routine which performs a series of unit procedures within a process. The control routine is written or created to specify the...
|
|
|
6510448 |
System, method and computer program product for increasing the performance of a proxy server
A software virtual machine mechanism that increases the efficiency of context switching is disclosed. In an application to the networking environment, the software virtual machine is operative to...
|
|
|
6496847 |
System and method for virtualizing computer systems
A virtual machine monitor (VMM) is included in a computer system that has a protected host operating system (HOS). A virtual machine running at least one application via a virtual operating system...
|
|
|
6477562 |
Prioritized instruction scheduling for multi-streaming processors
A multi-streaming processor has multiple streams for processing multiple threads, and an instruction scheduler including a priority record of priority codes for one or more of the streams. The...
|
|
|
6470376 |
Processor capable of efficiently executing many asynchronous event tasks
The counter 52 is set with an initial value of “1” and is a counter with a maximum value of “4”. This counter 52 increments the count value held by the flip-flop 51 in synchronization...
|
|
|
6449614 |
Interface system and method for asynchronously updating a share resource with locking facility
Tasks make updates requested by calling tasks to a shared resource serially in a first come first served manner, atomically, but not necessarily synchronously, such that a current task holding an...
|
|
|
6442585 |
Method for scheduling contexts based on statistics of memory system interactions in a computer system
A method schedules execution contexts in a computer system based on memory interactions. The computer system includes a processor and a hierarchical memory arranged in a plurality of levels. Memory...
|
|
|
6438677 |
Dynamic handling of object versions to support space and time dimensional program execution
One embodiment of the present invention provides a system that supports space and time dimensional program execution by facilitating accesses to different versions of a memory element. The system...
|
|
|
6437788 |
Synchronizing graphics texture management in a computer system using threads
A computer system having a graphics display with texture management employs a graphics adapter with texture memory. The graphics adapter is ‘virtualized’ by the operating system. When making a...
|
|
|
6434592 |
Method for accessing a network using programmed I/O in a paged, multi-tasking computer
A method for sending a message from an application in one networked multi-tasking, paged computer to an application in another networked multi-tasking computer using programmed I/O. A communication...
|
|
|
6430594 |
Real-time operating system and a task management system therefor
In a real-time operating system, a plurality of tasks is grouped into blocks in consideration of the deadline times required by each task, switching between tasks that belong to the same block, is...
|
|
|
6427162 |
Separate code and data contexts: an architectural approach to virtual text sharing
The present invention provides a processor including a core unit for processing requests from at least one process. The at least one process has a code portion with at least one segment having a...
|
|
|
6418460 |
System and method for finding preempted threads in a multi-threaded application
A system and method for inexpensively detecting preempted execution entities such as threads without kernel involvement. In a computer system having a memory and one or more processors, a shared...
|
|
|
6408325 |
Context switching technique for processors with large register files
A computer system and a method for operating a processor including the steps of establishing a first register save area and a second register save area in a memory, where each register save area...
|
|
|
6401138 |
Interface for patient context sharing and application switching
In a medical information system, a facility is provided so that different application programs can share information about their current state, so that a user of these applications can move more...
|
|
|
6401155 |
Interrupt/software-controlled thread processing
Rapid thread processing is achieved by transferring complete thread contexts between a memory and a context register set. Each thread context is read from a respective memory location in response...
|
|
|
6389487 |
Control of video device by multiplexing accesses among multiple applications requesting access based on visibility on single display and via system of window visibility rules
A method and apparatus for allowing several applications to share a single video overlay resource via multiplexing are disclosed. The multiplexing is accomplished from the application end through a...
|
|
|
6385637 |
Periodic process timer
A periodic process timer is incorporated into a multi-tasking operating system of an automatic call distributor system. The process timing method includes the steps of: a) initializing a plurality...
|
|
|
6377971 |
Method and apparatus for installing and executing a single user task in a multi-user environment
A method and apparatus for installing and executing a single user application on a multi-user system. The method includes the steps of installing a single user application using the installation...
|
|
|
6374286 |
Real time processor capable of concurrently running multiple independent JAVA machines
Multiple Java Virtual Machines (JVMs) operate on a single direct execution JAVA processor with each JVM operating in a separate time slice called a partition. Each JVM has its own data and control...
|
|
|
6367005 |
System and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switch
A computer implemented method in a processor to perform a backing store switch from a first context (source context) to a second context (target context) is provided whereby the backing store...
|
|
|
6353881 |
Supporting space-time dimensional program execution by selectively versioning memory updates
A system is provided that facilitates space and time dimensional execution of computer programs through selective versioning of memory elements located in a system heap. The system includes a head...
|
|
|
6351807 |
Data processing system utilizing multiple resister loading for fast domain switching
A processor ( 40 ) in a data processing system simultaneously loads multiple registers ( 60 ) with a single value for fast domain switching. A domain switch instruction asserts a register block...
|