|
Match
|
Document |
Document Title |
|
|
8448157 |
Eliminating redundant operations for common properties using shared real registers
One embodiment of a method for eliminating redundant operations establishing common properties includes identifying a first virtual register storing a first value having a common property. The...
|
|
|
8443349 |
Systems and methods for determining compute kernels for an application in a parallel-processing computer system
A runtime system implemented in accordance with the present invention provides an application platform for parallel-processing computer systems. Such a runtime system enables users to leverage the...
|
|
|
8443351 |
Parallel loops in a workflow
The subject disclosure pertains broadly to parallelization of workflow loops. More specifically, loop containers and related elements are cloned several times to match a desired number of parallel...
|
|
|
8429623 |
Processing engine for enabling a set of code intended for a first platform to be executed on a second platform
A mechanism is disclosed for enabling a set of code intended to be executed on a first platform (intended platform) to be executed on another platform (target platform). In one implementation, this...
|
|
|
8429637 |
System and method for conditional expansion obfuscation
Disclosed herein are systems, methods, and computer readable-media for obfuscating code through conditional expansion obfuscation. The method includes identifying a conditional expression in a...
|
|
|
8423960 |
Evaluation of software based on review history
A method for software processing in which software locations are assigned priorities indicative of respective likelihoods that the locations contain program faults, based on review information...
|
|
|
8418160 |
Apparatus and method to selectively remove memoizing functions from program code
A method to selectively remove memoizing functions from computer program code includes initially locating a memoizing function call in the program code. The method then replaces the memoizing...
|
|
|
8418156 |
Two-stage commit (TSC) region for dynamic binary optimization in X86
Generally, the present disclosure provides systems and methods to generate a two-stage commit (TSC) region which has two separate commit stages. Frequently executed code may be identified and...
|
|
|
8418157 |
Compiler apparatus with flexible optimization
A compiler comprises an analysis unit that detects directives (options and pragmas) from a user to the compiler, an optimization unit that is made up of a processing unit (a global region...
|
|
|
8418155 |
Generating parallel SIMD code for an arbitrary target architecture
Techniques are disclosed for automating the generation of parallel SIMD native source code in three major functional areas of data transmission, synchronization, and SIMD operations. An annotation...
|
|
|
8402447 |
Parallelizing sequential frameworks using transactions
Various technologies and techniques are disclosed for transforming a sequential loop into a parallel loop for use with a transactional memory system. Open ended and/or closed ended sequential loops...
|
|
|
8396764 |
Transmitting mobile device data
Methods and apparatus, including computer systems and program products, for transmitting mobile device data are described. A method includes querying a first mobile device for data residing on the...
|
|
|
8392900 |
Methods and systems for barrier reduction in parallel processing systems
Systems and methods according to the present invention provide techniques which modify programs having barrier statements. Dependence relations between statements, and enforcement associations...
|
|
|
8387065 |
Speculative popcount data creation
A method and a data processing system by which population count (popcount) operations are efficiently performed without incurring the latency and loss of critical processing cycles and bandwidth of...
|
|
|
8387035 |
Pinning internal slack nodes to improve instruction scheduling
A scheduling algorithm is provided for selecting the placement of instructions with internal slack into a schedule of instructions within a loop. The algorithm achieves this by pinning nodes with...
|
|
|
8375376 |
Description processing device, description processing method, and recording medium
A description processing device has: a receiving unit which receives a behavior level description; a label-name generating unit which generates a label name; a label disposing unit which disposes a...
|
|
|
8375043 |
Techniques for providing XQuery access using web services
An XQuery access API is described, for providing access to XML data from a data source, using the XQuery language. A requestor can request, from a server, performance of an operation on XML data,...
|
|
|
8375373 |
Intermediate language support for change resilience
In a change-resilient intermediate language code, registers have been allocated but symbolic references and pseudo instructions still use unbound items. Pseudo instructions having a specific...
|
|
|
8370817 |
Optimizing scalar code executed on a SIMD engine by alignment of SIMD slots
A mechanism is provided for optimizing scalar code executed on a single instruction multiple data (SIMD) engine by aligning the slots of SIMD registers. With the mechanism, a compiler is provided...
|
|
|
8370823 |
Device, system, and method of computer program optimization
Device, system, and method of computer program optimization. For example, an apparatus to analyze a plurality of versions of computer program includes: a code analyzer to determine one or more code...
|
|
|
8359587 |
Runtime profitability control for speculative automatic parallelization
A compilation method and mechanism for parallelizing program code. A method for compilation includes analyzing source code and identifying candidate code for parallelization. The method includes...
|
|
|
8359588 |
Reducing inter-task latency in a multiprocessor system
A method of reducing inter-task latency for software comprising a sequence of instructions including a synchronous remote procedure call to be executed on a multiprocessor system comprising a...
|
|
|
8359586 |
Code generation
In an embodiment, a code generator receives input code having a plurality of functional elements, such as blocks, nodes, statements, commands, etc. The input code processes a data set, such as an...
|
|
|
8341614 |
Memory management for closures
Methods, software media, compilers and programming techniques are described for creating copyable stack-based closures, such as a block, for languages which allocate automatic or local variables on...
|
|
|
8340131 |
Efficient broadcast of data in a communication network
A system (and a method) are disclosed for reliably disseminating a state of a node in a large network consisting of nodes with constrained resources. The system comprises a process embodied by a...
|
|
|
8327343 |
Method and system for optimizing source code
Methods, systems and apparatus for optimizing a source code are provided. Dependencies for each header file and source code file in the source code are identified for all possible compilation...
|
|
|
8316360 |
Methods and apparatus to optimize the parallel execution of software processes
Methods and apparatus to optimize the parallel execution of software processes are disclosed. An example method includes receiving a first software process that processes a set of data, locating a...
|
|
|
8316357 |
Type descriptor management for frozen objects
The efficient use of type descriptors with frozen objects. A frozen object might actually include several type descriptors, a primary type descriptor that is canonical according to a set of...
|
|
|
8307354 |
Program creation device, program test device, program execution device, information processing system
A program generation apparatus generates an obfuscated program difficult to analyze from outside and a program execution apparatus executes the program. The program generation apparatus includes an...
|
|
|
8296750 |
Optimization of a target program
A method and apparatus for optimizing a target program including a pattern of instructions to be replaced. The method is performed by execution of program code by a processor of an information...
|
|
|
8291393 |
Just-in-time compiler support for interruptible code
A computer implemented method for performing inlining in a just-in-time compiler. Compilation of a first code of a program is begun. The first code is one of an interruptible code and a...
|
|
|
8276134 |
Transforming locks in software loops
An improved system and computer programming product for acquisition and release of locks within a software program is disclosed. In an exemplary embodiment, a lock within a loop is transformed by...
|
|
|
8271889 |
Automatically updated user interfaces for a mobile device
Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for automatically updating user interfaces for a mobile device. In one aspect, a first set of...
|
|
|
8266610 |
Extension of swing modulo scheduling to evenly distribute uniform strongly connected components
A method, apparatus, and computer instructions for scheduling instructions for execution. Identify a series of instructions in a loop, wherein the series of instructions has a cyclic data...
|
|
|
8266605 |
Method and system for optimizing performance based on cache analysis
Described is a method and system for optimizing a code layout for execution on a processor including internal and/or external cache memory. The method and system includes executing a program having...
|
|
|
8266609 |
Efficient placement of software transactional memory operations around procedure calls
A software transactional memory system is described which utilizes decomposed software transactional memory instructions as well as runtime optimizations to achieve efficient performance. The...
|
|
|
8261249 |
Distributed schemes for deploying an application in a large parallel system
Embodiments of the invention provide a method for deploying and running an application on a massively parallel computer system, while minimizing the costs associated with latency, bandwidth, and...
|
|
|
8261250 |
Single-chip multiprocessor with clock cycle-precise program scheduling of parallel execution
A single-chip multiprocessor system and operation method of this system based on a static macro-scheduling of parallel streams for multiprocessor parallel execution. The single-chip multiprocessor...
|
|
|
8255892 |
Flash memory programming
Disclosed is a method for updating program code stored in a memory, which memory comprises a plurality of memory sectors. The method comprises transforming an updated input code into an updated...
|
|
|
8255887 |
Method and apparatus for re-using memory allocated for data structures used by software processes
A memory management mechanism requires data structures to be explicitly deallocated in the programming code, but deallocation does not immediately make the memory available for reuse. Before a...
|
|
|
8250555 |
Compiling code for parallel processing architectures based on control flow
A system comprises a plurality of computation units interconnected by an interconnection network. A method for configuring the system comprises forming subsets of instructions corresponding to...
|
|
|
8250554 |
Systems and methods for generating and distributing executable procedures for technical desk-side support
Systems and methods for dynamically generating computer executable technical support procedures, as well as updating/augmenting such executable procedures, by tracking and processing sequences of...
|
|
|
8250556 |
Distributing parallelism for parallel processing architectures
A system comprises a plurality of computation units interconnected by an interconnection network. A method for configuring the system comprises receiving an initial partitioning of instructions...
|
|
|
8234636 |
Source code modification technique
A modification to source code is applied in an automated manner to improve program performance while maintaining the meaning of an associated program. Source code is rewritten to improve the...
|
|
|
8234631 |
Method and system for tracing individual transactions at the granularity level of method calls throughout distributed heterogeneous applications without source code modifications
The present invention provides a method and system for tracing and monitoring of distributed transactions spanning multiple threads or processes, running on multiple host systems, connected by a...
|
|
|
8230395 |
Memory mapping for single and multi-processing implementations of code generated from a block diagram model
Methods and systems are provided for automatically generating code from a graphical model representing a design to be implemented on components of a target computational hardware device. During the...
|
|
|
8225295 |
Register allocation by puzzle solving
We show that register allocation can be viewed as solving a collection of puzzles. We model the register file as a puzzle board and the program variables as puzzle pieces. We model pre-coloring by...
|
|
|
8176470 |
Collaborative derivation of an interface and partial implementation of programming code
A method, system and computer program product provide an implementation of software. A control flow of a software component is constructed based on a specification model. In various embodiments,...
|
|
|
8171464 |
Efficient code generation using loop peeling for SIMD loop code with multile misaligned statements
An approach is provided for vectorizing misaligned references in compiled code for SIMD architectures that support only aligned loads and stores. In this framework, a loop is first simdized as if...
|
|
|
8166468 |
Refractor inner class with object-oriented program optimizer tool for reduced footprint and faster application start
A computer implemented method, computer program product, and data processing system for reducing the number of inner classes in a compiled computer program written in an object-oriented programming...
|