|
Match
|
Document |
Document Title |
|
|
7590977 |
Method and system for reducing memory reference overhead associated with threadprivate variables in parallel programs
A computer implemented method, system and computer program product for accessing threadprivate memory for threadprivate variables in a parallel program during program compilation. A computer...
|
|
|
7581213 |
Allocating automatic variables to different memory banks
A method including analyzing a program to obtain information about variables within the program, generating a call graph based on the information, determining all possible aliases for each...
|
|
|
7568192 |
Automated scalable and adaptive system for memory analysis via identification of leak root candidates
A method for identifying a set of objects in a target application program includes: receiving a plurality of samples of one or more object reference graphs, wherein each object reference graph...
|
|
|
7543284 |
Partial dead code elimination optimizations for program code conversion
An improved method and apparatus for performing program code conversion is provided and, more particularly, for generating improved intermediate representations for use in program code conversion....
|
|
|
7539983 |
Tool for processing software programs using modified live-ness definition
A compiler that forms an intermediate representation of a program using a flow graph with less than all possible edges used to model asynchronous transfers within the program. The flow graph is...
|
|
|
7539971 |
System and method for registering and deploying stored procedures and triggers into a device database
A development tool enables a device database to be created, managed, and deployed to a device as part of the a device project. The device database may have an installation property which provides...
|
|
|
7530061 |
Programmatic access to the widest mode floating-point arithmetic supported by a processor
A software mechanism for enabling a programmer to embed selected machine instructions into program source code in a convenient fashion, and optionally restricting the re-ordering of such...
|
|
|
7516481 |
Program development supporting apparatus, method, program and recording medium
A program development supporting apparatus that groups a plurality of events each executed in an information processor to divide the events into a plurality of parallel execution units to be...
|
|
|
7506330 |
Method and apparatus for identifying differences in runs of a computer program due to code changes
A method and apparatus for identifying differences in runs of a computer program that are due to changes in the code of the computer program. With the apparatus and method, call trees are generated...
|
|
|
7506320 |
Generating sequence diagrams using call trees
A software tool is provided to analyze static source code. Source Code files are selected to define the project work space. A class and a method in the class are selected from said selected source...
|
|
|
7493611 |
Pinning internal slack nodes to improve instruction scheduling
A scheduling algorithm is provided for selecting the placement of instructions with internal slack into a schedule of instructions within a loop. The algorithm achieves this by pinning nodes with...
|
|
|
7478378 |
Semantically consistent adaptation of software applications
The adaptation precedence of an application (or order of adaptation of various components) is given as a directed acyclic graph (DAG), with each vertex being an atomic unit of adaptation, or a...
|
|
|
7472382 |
Method for optimizing software program using inter-procedural strength reduction
Inter-procedural strength reduction is provided by a mechanism of the present invention to optimize software program. During a forward pass, the present invention collects information of global...
|
|
|
7458072 |
Execution context infrastructure
Described herein is an implementation for exposing an “execution context” to a logical execution flow of procedures as it executes. An “execution context” is a set of data and/or...
|
|
|
7448030 |
Optimized ordering of firmware modules in pre-boot environment
A method and system to optimize ordering of firmware modules. Optimizing the dispatch order of firmware modules reduces the boot time of a computer system. A plurality of module-to-module...
|
|
|
7434004 |
Prefetch prediction
Predicting prefetch data sources for runahead execution triggering read operations eliminates the latency penalties of missing read operations that typically are not addressed by runahead execution...
|
|
|
7426725 |
Cross-module in-lining
Techniques for cross-module in-lining are disclosed. In an embodiment, in-lining is done in conjunction with a 3-phase compiler including a front-end phase, an IPA (Inter-Procedural Analysis)...
|
|
|
7424588 |
Use of multiple overlays to import programs from external memory
An internal memory uses a resource identifier and an entry point to identify which functional program from an external memory is to be loaded into one of a plurality of overlay spaces established...
|
|
|
7414626 |
System for passing algorithms with polymorphic parameter sets in a dependency graph of a graphic creation process
A system that passes algorithms or functions between dependency nodes of a dependency graph in a graphic creation process system using a pointer or by passing a self-evaluating data structure. An...
|
|
|
7392516 |
Method and system for configuring a dependency graph for dynamic by-pass instruction scheduling
There is disclosed a method and system for configuring a data dependency graph (DDG) to handle instruction scheduling in computer architectures permitting dynamic by-pass execution, and for...
|
|
|
7392512 |
System and method for automatic conversion from WAP client provisioning XML represented objects to OMA DM tree structure represented objects
A method and system automatically converts a Wireless Internet Protocol (WAP) Client Provisioning (CP) objects to Open Mobile Alliance (OMA) Device Management (DM) objects. WAP CP is enabled...
|
|
|
7376941 |
Inferring function calls in an ambiguous language computer program
An ambiguous usage of a name in a statement of a computer program is resolved at least partially by adding to an entry statement thereof a definition that includes the ambiguously used name...
|
|
|
7367024 |
Compiler-driven dynamic memory allocation methodology for scratch-pad based embedded systems
A highly predictable, low overhead and yet dynamic, memory allocation methodology for embedded systems with scratch-pad memory is presented. The dynamic memory allocation methodology for global and...
|
|
|
7363621 |
Program converting apparatus, method, and program
Program converting methods, apparatus and systems including a code analysis unit for performing lexical and syntactic analyses of a source code of an execution program, an optimization unit for...
|
|
|
7353507 |
Intercepting function cells
Intercepting function calls. In one embodiment of the application, an import address table for an application is accessed and an address, in the import address table, associated with a function to...
|
|
|
7316011 |
Memory reduction for object-oriented compilers
An exemplary method includes parsing metadata associated with at least a portion of source code to construct a truncated parse tree; selecting a segment of the truncated parse tree; parsing...
|
|
|
7293265 |
Methods and apparatus to perform return-address prediction
Methods and apparatus to perform return-address prediction in a program are described herein. In an example method, a procedure associated with an overflow condition is detected. A branch-hint...
|
|
|
7293264 |
Method and a device for abstracting instruction sequences with tail merging
A method and a device for abstracting instruction sequences in a computer program. First, a control flow graph of the program is generated and analysed in order to detect multiple occurrences of a...
|
|
|
7287246 |
Debugging optimized flows with breakpoints using stored breakpoint trigger indicators
In a development environment for message flows, a user defined flow may be processed into a more efficient optimized flow. However, debugging execution of the optimized flow may be confusing to the...
|
|
|
7272830 |
Ordering program data for loading on a device
Optimized loading of program data on a device comprises receiving a program including multiple program units, at least one of which is a main program unit. A use graph of the program is obtained,...
|
|
|
7263692 |
System and method for software-pipelining of loops with sparse matrix routines
A method that uses software-pipelining to translate programs, from higher level languages into equivalent object or machine language code for execution on a computer, including sparse...
|
|
|
7240344 |
Register allocation and code spilling using interference graph coloring
An improved method is provided for performing register allocation in a compiler. This method determines the allocation of a plurality R of registers of a processor for use during the execution of a...
|
|
|
7207038 |
Constructing control flows graphs of binary executable programs at post-link time
A method and a system for constructing a control flow graph (CFG, 106 ) from an executable computer program ( 104 ). The solution detects data intermixed with instructions and instruction set...
|
|
|
7174546 |
Compiler and register allocation method
A computer, computer compiler and method for reducing the number of interferences between variables during graph coloring while maintaining the possibility that the instructions will be executed in...
|
|
|
7165245 |
Pruning local graphs in an inter-procedural analysis solver
The present invention is a method and system to reduce storage in a inter-procedural analysis solver. In one embodiment, local graphs are pruned. The local graphs represent local problems, which...
|
|
|
7155708 |
Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation
An embodiment of the invention includes a method of simulating a hybrid instruction processor and reconfigurable processor implemented algorithm which utilizes a runtime selectable emulation...
|
|
|
7134120 |
Map compiler pipelined loop structure
A control-flow dataflow graph pipelined loop structure that includes a loop body that processes an input value to generate an output value in successive iterations of the loop body, where the...
|
|
|
7123268 |
Hybrid procedural/pixel based textures
Apparatus and method of providing textured surfaces for computer-generated images comprises embedding a procedural description corresponding to a bit-map representation of a texture in a hybrid...
|
|
|
7120906 |
Method and computer program product for precise feedback data generation and updating for compile-time optimizations
A method and computer program product, within an optimizing compiler, for precise feedback data generation and updating. The method and computer program uses instrumentation and annotation of...
|
|
|
7100156 |
Interprocedural dead store elimination
A system for optimizing computer code generation by carrying out interprocedural dead store elimination. The system carries out a top down traversal of a call graph in an intermediate...
|
|
|
7086044 |
Method, article of manufacture and apparatus for performing automatic intermodule call linkage optimization
A method, apparatus and article of manufacture for performing automatic intermodule call linkage optimization. In one embodiment, the run time is optimized for an object code generated from a...
|
|
|
7080368 |
Object oriented apparatus and method for preserving stack frame identity during inlined method calls
An object oriented mechanism and method provide exact information about the current invocation stack even when methods are inlined. A virtual stack frame mechanism determines whether a called...
|
|
|
7062762 |
Partitioning symmetric nodes efficiently in a split register file architecture
The present invention provides methods specifically geared to finding natural splits in wide, nearly symmetric dependence graphs and assigning the components of the split to clusters in a VLIW...
|
|
|
7062759 |
Method and system for interprocedural side effect analysis
Interprocedural side-effect analysis is performed by constructing a fixed-point problem graph for each translation unit of a software program having a plurality of separately compilable components....
|
|
|
7058941 |
Minimum delta generator for program binaries
Implementations of this invention provide a technology for generating a minimum delta between at least two program binaries. An implementation of this invention is given a source program (S) in a...
|
|
|
7058561 |
System, method and program product for optimising computer software by procedure cloning
A method, system and program product for optimizing software in which procedure clones are created based on the control flow information for the procedure body. In an example, a control flow graph...
|
|
|
7039909 |
Method and apparatus for performing compiler transformation of software code using fastforward regions and value specialization
A method and apparatus for providing compiler transformation of code using regions with simplified data and control flow and value specialization are described. In one embodiment, the method...
|
|
|
7003760 |
Method for enhancing pointer analyses
Methods are described that enhance pointer analysis for programs. Whereas previous methods are constrained by the extremes of an inverse relationship between time and information, the present...
|
|
|
6966055 |
Optimizing post-link code
A method for code optimization includes disassembling object code that has been compiled and linked, and identifying a function in the disassembled code, the function including store and restore...
|
|
|
6931635 |
Program optimization
A program optimization method for converting program source code written in a programming language into machine language includes steps of: analyzing a target program and detecting an exception...
|