|
Match
|
Document |
Document Title |
|
|
7620947 |
Enhanced directed graph representation for dependency systems
Methods for representing and evaluating dependency systems are provided. In one implementation a method is provided. The method includes receiving a file. The file includes a node array having data...
|
|
|
7620946 |
Program slicing for codesign of embedded systems
The present invention is a machine implemented, design automation method that assists a designer in the understanding of a software and/or hardware source code specification by transforming the...
|
|
|
7581213 |
Allocating automatic variables to different memory banks
A method including analyzing a program to obtain information about variables within the program, generating a call graph based on the information, determining all possible aliases for each...
|
|
|
7552428 |
Method for JIT compiler to optimize repetitive synchronization
Repetitive synchronization in program code is optimized through lock coarsening that is performed subject to a number of constraints. Using a forward pass over the program code followed by a...
|
|
|
7539833 |
Locating wasted memory in software by identifying unused portions of memory blocks allocated to a program
A method of intra-block memory usage analysis for a program can include identifying a memory block that has been allocated to the program and determining at least one intra-memory block usage...
|
|
|
7526758 |
Execution failure investigation using static analysis
When, during debugging, a program failure occurs, the location of the failure is determined. First the address in the stack related to the program failure is found. Then static analysis is...
|
|
|
7523023 |
Automatic generation of component interfaces for computational hardware implementations generated from a block diagram model
Method and systems are provided for representing interfaces between electronic components of a computational hardware device in a graphical model and automatically generating code from the...
|
|
|
7516481 |
Program development supporting apparatus, method, program and recording medium
A program development supporting apparatus that groups a plurality of events each executed in an information processor to divide the events into a plurality of parallel execution units to be...
|
|
|
7506331 |
Method and apparatus for determining the profitability of expanding unpipelined instructions
A method, apparatus, and computer instructions for processing instructions. A data dependency graph is built. The data dependency graph is analyzed for recurrences, and unpipelined instructions...
|
|
|
7506326 |
Method and apparatus for choosing register classes and/or instruction categories
An improved method, apparatus, and computer instructions for generating instructions to process multiple similar expressions. Parameters are identified for the expressions in the original...
|
|
|
7506320 |
Generating sequence diagrams using call trees
A software tool is provided to analyze static source code. Source Code files are selected to define the project work space. A class and a method in the class are selected from said selected source...
|
|
|
7496894 |
Methods for enhancing pointer analyses
Methods are described that enhance pointer analysis for programs. Whereas previous methods are constrained by the extremes of an inverse relationship between time and information, the present...
|
|
|
7490317 |
Methods and apparatus for representing application dependencies
Methods and apparatus for representing application dependencies are disclosed. A software application is executed according to an associated state machine. A set of dependencies relationship rules...
|
|
|
7478375 |
Directed acyclic graph (DAG) exploration through separation of concerns
A method for concern-based processing of a directed acyclic graph (DAG) using aspect-oriented programming includes instantiating a plurality of aspects, each aspect associated with one concern for...
|
|
|
7472379 |
Flexible navigation of a workflow graph
A workflow application is represented by a graph comprising a plurality of components, some of which may be processes. At least two of the processes are interpreted according to different...
|
|
|
7472132 |
Attributing memory usage by individual software components
A method, system and computer-usable medium for attributing memory usage are presented. The method includes the steps of creating an object graph of a portion of a memory heap, wherein the object...
|
|
|
7469404 |
Bank assignment for partitioned register banks
Operands may be assigned to physical registers within partitioned register banks by identifying possible candidate register banks for an operand. Prior to allocation of the operand to a candidate...
|
|
|
7464375 |
Method for flattening hierarchically structured flows
There is disclosed a method for flattening hierarchically structured flows using a breadth-first approach. At each level of hierarchy of a hierarchically structured source flow, complex nodes are...
|
|
|
7409679 |
System and method for computer-aided graph-based dependency analysis
The present invention is directed to a system and methods for analyzing dependencies. The dependencies that may be analyzed include, for example, dependencies among methods or procedures in...
|
|
|
7401329 |
Compiling computer programs to exploit parallelism without exceeding available processing resources
A compilation technique for computer programs forms a data flow graph of vertices which are analysed to form clusters C for parallel execution where those clusters are added to up to the point at...
|
|
|
7392516 |
Method and system for configuring a dependency graph for dynamic by-pass instruction scheduling
There is disclosed a method and system for configuring a data dependency graph (DDG) to handle instruction scheduling in computer architectures permitting dynamic by-pass execution, and for...
|
|
|
7392514 |
Data flow chasing
Existing systems use interprocedural data flow to analyze the source code of an entire program thereby requiring significant resources. Instead forward and backward chase components reference data...
|
|
|
7386861 |
System and method for efficiently blocking event signals associated with an operating system
A blocking system intercepts communications between a software program and an operating system in order to handle blocking and unblocking of event signals. The blocking system intercepts system...
|
|
|
7379858 |
Computation of all-pairs reaching probabilities in software systems
A Markov chain model of a software system may be used to compute all-pairs reaching probabilities to provide guidance in performing speculative operations with respect to the software system.
|
|
|
7353503 |
Efficient dead code elimination
Disclosed is a method for eliminating dead code from a computer program using an operands graph generated from a flow graph of a computer program. In one embodiment of the present invention, the...
|
|
|
7340729 |
Reducing recompilation frequency
An article of manufacture and a method includes providing a system having an interface, dividing the interface into levels, associating a dependency list with a level, associating a client with the...
|
|
|
7299458 |
System and method for converting control flow graph representations to control-dataflow graph representations
An embodiment of the invention includes a method of forming a control-dataflow graph that includes separating a control flow graph into two or more basic blocks, and converting said two or more...
|
|
|
7293264 |
Method and a device for abstracting instruction sequences with tail merging
A method and a device for abstracting instruction sequences in a computer program. First, a control flow graph of the program is generated and analysed in order to detect multiple occurrences of a...
|
|
|
7269542 |
System and method for determining a cache optimized ordering of cells in an unstructured graph
One embodiment of the present invention provides a system and method for determining a cache optimized ordering of cells in an unstructured graph. Cells bounding a region defined along a portion of...
|
|
|
7263694 |
Directed non-cyclic graph walking system for data processing and analysis in software application
A system and method for efficiently walking a directed non-cyclic graph of hierarchical data using multiple analysis tools. The graph walking system comprises: a system for binding a plurality of...
|
|
|
7257808 |
System and method to reduce the size of source code in a processing system
A system and method to reduce the size of source code in a processing system are described. Multiple subgraph structures are identified within a graph structure constructed for multiple source code...
|
|
|
7228530 |
Source program processing method
Comparison indices each for two components incorporated in a source program are used for easy and quantitative evaluation of functional redundancy in the program, effective and accurate extraction...
|
|
|
7210135 |
Data flow analysis of transactional processes
A XLANG/s compilation method is provided that uses data flow analysis of a program's flow graph to determine lifetimes of a data object. A flowgraph is created according to abstract computer...
|
|
|
7207032 |
Expanding a software program by insertion of statements
Every function that is called (“called function”) is expanded by insertion of several statements at the entry and exit thereof. Moreover, a calling function may also be expanded, by insertion...
|
|
|
7203936 |
Determining guarding predicate from partition graph based deduction to generate inverse predicate expression for branch reversal
Described is a method that identifies a predicate expression representing conditions in predicated assembly language instructions that determine a direction of a conditional branch instruction. The...
|
|
|
7185329 |
Use of different color sequences for variables of different sizes and different semantics
Colors to be used in register allocation are grouped into a number of sequences. Each sequence is associated with an attribute (e.g. size and/or type) of variables whose nodes in an interference...
|
|
|
7185328 |
System and method for improving a working set
This invention is directed to a method and system for arranging code blocks of a computer program to reduce paging during the execution of the program. The system comprises an optimizer that...
|
|
|
7185327 |
System and method for optimizing operations via dataflow analysis
A method for modifying serial dependencies in a procedure includes a step of building a graph representation of the procedure. The graph representation has an origin as well as a unique position,...
|
|
|
7174546 |
Compiler and register allocation method
A computer, computer compiler and method for reducing the number of interferences between variables during graph coloring while maintaining the possibility that the instructions will be executed in...
|
|
|
7174536 |
Integrated interactive software visualization environment
A method, system, apparatus, and program product for displaying a program slice diagram, which represents source code. The program slice diagram includes a directed graph that has multiple nodes...
|
|
|
7165245 |
Pruning local graphs in an inter-procedural analysis solver
The present invention is a method and system to reduce storage in a inter-procedural analysis solver. In one embodiment, local graphs are pruned. The local graphs represent local problems, which...
|
|
|
7164422 |
Parameterized graphs with conditional components
A method, system, and program for providing runtime graph parameters and conditional components for data flow graphs. Runtime parameters allow an application builder to defer the value of a...
|
|
|
7155708 |
Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation
An embodiment of the invention includes a method of simulating a hybrid instruction processor and reconfigurable processor implemented algorithm which utilizes a runtime selectable emulation...
|
|
|
7143403 |
System and method for merging control flow paths
A method for eliminating a branch instruction in a control flow path of a computer program. The method includes providing a computer program having a plurality of basic blocks forming control flow...
|
|
|
7134120 |
Map compiler pipelined loop structure
A control-flow dataflow graph pipelined loop structure that includes a loop body that processes an input value to generate an output value in successive iterations of the loop body, where the...
|
|
|
7120905 |
System and method for transformation of assembly code for conditional execution
A method and system may be implemented, according to a preferred embodiment of the present invention, to permit transformation of software to use conditional execution instructions. According to...
|
|
|
7120903 |
Data processing apparatus and method for generating the data of an object program for a parallel operation apparatus
An object code for sequentially switching contexts of processing circuits arrayed in a matrix in a parallel operation apparatus is generated from a general source code descriptive of operation of...
|
|
|
7117490 |
Method and apparatus for doing program analysis
The invention provides a method and apparatus for doing program analysis. According to embodiments of the invention program analysis comprises assigning an alias to each equivalence class of...
|
|
|
7100164 |
Method and apparatus for converting a concurrent control flow graph into a sequential control flow graph
The present invention accepts an acyclic concurrent control-flow graph (CCFG) and produces a sequential control flow graph (SCFG) that, when executed, behaves functionally like the CCFG would if it...
|
|
|
7100156 |
Interprocedural dead store elimination
A system for optimizing computer code generation by carrying out interprocedural dead store elimination. The system carries out a top down traversal of a call graph in an intermediate...
|