|
Match
|
Document |
Document Title |
|
|
7181719 |
Graphic acquisition method for placement of signal processing applications
The invention relates to a method of graphical entry for the mapping of signal processing applications, intended for a machine comprising passive resources and active resources. It comprises at...
|
|
|
7181704 |
Method and system for designing integrated circuits using implementation directives
A method of designing an integrated circuit using implementation directives for flow control can include the step of loading a design along with specified constraints, creating at least one...
|
|
|
7181703 |
Techniques for automated sweeping of parameters in computer-aided design to achieve optimum performance and resource usage
Techniques for optimizing the placement and synthesis of a circuit design on a programmable integrated circuit are provided. The performance of a circuit design is analyzed after it has been...
|
|
|
7181720 |
Process and device for circuit design by means of high-level synthesis
The invention relates to a process and a corresponding device for circuit design by means of high-level synthesis in which a register-transfer description is determined from a system description of...
|
|
|
7181715 |
Method and system for supporting circuit design for products
A design support method allows even inexperienced design engineers to design at a standard or higher quality level within a reduced design period of time. A setup step registers in a database the...
|
|
|
7178112 |
Management of functions for block diagrams
A method is provided that includes pattern-matching portions of a block diagram model as being equivalent, and creation of a common set of instructions in place of the occurrences of the...
|
|
|
7178116 |
Method and device for designing semiconductor integrated circuit and logic design program
A method for designing a semiconductor integrated circuit includes performing logic design and physical design. The method estimates whether logic design data generated in the logic design is...
|
|
|
7174530 |
System and method of design for testability
A system and a method for implementing design for testability is disclosed, in that the method includes the steps of inputting function description data for defining hardware functions represented...
|
|
|
7174531 |
Creating photolithographic masks
An embodiment of the present invention described and shown in the specification is a system for optimizing data used in creating a photolithographic mask. The system reads a definition of a layer...
|
|
|
7171346 |
Mismatch modeling tool
A mismatch modeling tool ( 10 ) comprises a software implemented mismatch model ( 32 ). The software implemented mismatch model ( 32 ) accesses: at least one editable mismatch model data library (...
|
|
|
7171632 |
Apparatus, method and program for designing semiconductor integrated circuit
An apparatus for designing a semiconductor integrated circuit having a configurable processor includes: a software information storage section storing software information including software...
|
|
|
7171643 |
System LSI design support apparatus and a system LSI design support method
Adequately assigning features provided by the system to processing units having different architectures incorporated in a system LSI. An analysis unit is provided for counting the number of...
|
|
|
7171636 |
Pass-transistor logic circuit and a method of designing thereof
A method of designing a logic circuit including pass transistors is disclosed. A logic group having a complementary variable in a given logical expression to be realized into the logic circuit is...
|
|
|
7171644 |
Implementation set-based guide engine and method of implementing a circuit design
A method of implementing an integrated circuit design can include the steps of forming a base implementation set and forming a guide implementation set having a plurality of guide implementation...
|
|
|
7171631 |
Method and apparatus for jump control in a pipelined processor
An improved method and apparatus for controlling and implementing instructions in a pipelined central processing unit (CPU) or user-customizable microprocessor. In a first aspect of the invention,...
|
|
|
7171634 |
Processing and verifying retimed sequential elements in a circuit design
Provided are a method, system, and program for processing and verifying circuit designs. A circuit design specification written in a hardware definition language is received and zero delay black...
|
|
|
7171633 |
Estimating quality during early synthesis
A computer aided system includes a method of improving the accuracy, optimization, and minimization for the synthesis and mapping of logical functions into the logical structures of a target...
|
|
|
7168059 |
Graphical loop profile analysis
A tool is disclosed that allows a hardware designer using a behavioral synthesis tool to view a calculated execution time for a group of related loops identified in source code describing a...
|
|
|
7168061 |
Method, system and program product for implementing a read-only dial in a configuration database of a digital design
In at least one hardware definition language (HDL) file, a design entity containing a functional portion of a digital system is specified. The design entity logically contains a plurality of...
|
|
|
7168060 |
Method of generating development environment for developing system LSI and medium which stores program therefor using VLIW designating description
A system LSI development environment generating method includes a compiler customizing section which generates a compiler from a configuration designation file, an assembler customizing section...
|
|
|
7162705 |
Dynamically reconfiguring clock domains on a chip
Disclosed is an integrated circuit that includes clock generation circuitry which generates a master clock signal and at least one other clock signal. The master clock signal and the other clock...
|
|
|
7162706 |
Method for analyzing and validating clock integration properties in circuit systems
A method for analyzing and validating clock integration properties in a circuit design is disclosed. A database of timing points that are clocked cell elements of the circuit design is generated....
|
|
|
7159204 |
System and method for design entry and synthesis in programmable logic devices
A system and method facilitates the implementation of analog circuitry in electronic programmable devices. A user can specify user measurable parameters for analog features of the circuit, without...
|
|
|
7159202 |
Methods, apparatus and computer program products for generating selective netlists that include interconnection influences at pre-layout and post-layout design stages
Operations for generating an integrated circuit netlist include generating a first schematic of an integrated circuit having a plurality of cells therein and generating a second schematic that...
|
|
|
7155690 |
Method for co-verifying hardware and software for a semiconductor device
A hardware/software co-verification method that achieves fast simulation execution by implementing a C-based native code simulation without degrading the accuracy of timing verification. This...
|
|
|
7155687 |
Methods and apparatus for scan insertion
In accordance with the present electronic design automation (EDA) for integrated circuits invention prior to synthesis, dummy elements are added to the library and an internal scan clock pin with...
|
|
|
7152214 |
Recognition of a state machine in high-level integrated circuit description language code
A method and apparatus for recognizing a state machine in circuit design in a high-level IC description language. The present invention analyzes high-level IC description language code, such as...
|
|
|
7152218 |
Behavioral synthesis system, behavioral synthesis method, control program, readable recording medium, logic circuit production method, and logic circuit
A behavioral synthesis system is provided, which includes a section for generating a control data flow graph from a behavioral description containing a loop process and a non-loop process, using...
|
|
|
7149997 |
Routing with frame awareness to minimize device programming time and test cost
A method of routing a design on a programmable logic device (PLD) includes generating a database that identifies the correspondence between routing resources of the PLD and programming frames of...
|
|
|
7149988 |
Identifying high E-field structures
Power plane structures that may generate high E-fields can be identified and flagged for additional review by representing a boundary of the structures as a function, and evaluating the second...
|
|
|
7146581 |
Automated repartitioning of hardware and software components in an embedded system
A hardware-software system design optimization tool is described. The tool allows a designer to optimize the system performance by allowing him to select software components of the system and move...
|
|
|
7143373 |
Method and apparatus for evaluating and debugging assertions
Roughly described, assertion expressions are evaluated against the binary signal values of a circuit simulation in such a way as to be able to report status information at intermediate levels of...
|
|
|
7143387 |
Method, system and program product providing a configuration specification language that supports the definition of links between configuration constructs
Methods, data processing systems, and program products are disclosed that support the definition and accessing of links indicating a relationship between configuration construct instances, such as...
|
|
|
7143376 |
Method and apparatus for design verification with equivalency check
Method and apparatus for design verification with equivalency checking is described. More particularly, an integrated circuit design for a device having programmable logic is obtained, and a test...
|
|
|
7143388 |
Method of transforming software language constructs to functional hardware equivalents
A method of designing an integrated circuit using a general purpose programming language can include identifying a number of instances of each class allocated in a programmatic design implemented...
|
|
|
7143389 |
Systems and methods for generating node level bypass capacitor models
Systems and methods associated with generating node level bypass capacitor models are disclosed. One embodiment of a system may comprise a plurality of bypass capacitor circuit models associated...
|
|
|
7143368 |
DSP design system level power estimation
Power consumption estimation is performed at the system level in a design process, thus allowing early evaluation of feasibility and other considerations relating to logic/DSP design and hardware...
|
|
|
7143014 |
System and method of analyzing distributed RC networks using non-uniform sampling of transfer functions
A system and method is described for the simulation of the transfer function of very large RC networks of IC chips, such as VLSI. Both the real and imaginary components of the transfer function of...
|
|
|
7139985 |
Development system for an integrated circuit having standardized hardware objects
Embodiments of the invention include a system for an integrated circuit development. Elements of the development system include hardware and software objects. These objects can be instanced,...
|
|
|
7139988 |
Modeling metastability in circuit design
A computer program ( 100, 200 ) encoded in a computer-programmable medium, and for causing a computer to perform circuit design. The code causes the computer to perform a set of steps. The steps...
|
|
|
7137082 |
Reduced architecture processing paths
A basic Boolean circuit is a transistor circuit commonly used in industry to produce the logic of a particular Boolean gate. A sequence of standard Boolean circuits disposed along the processing...
|
|
|
7137079 |
Memory compiler with ultra low power feature and method of use
The present invention relates to a method of creating a design for a semiconductor memory. In an embodiment, a memory compiler for a semiconductor memory has access to a set of leaf cell designs...
|
|
|
7136797 |
Method of and apparatus for automatically correcting device model, and computer product
The apparatus comprises the syntax checking section that checks the syntax of a device model according to a check table showing the relation between the syntax of the device model showing...
|
|
|
7137084 |
Similarity-driven synthesis for equivalence checking of complex designs
A method for modeling a circuit design includes synthesizing the circuit design to create a first gate-level representation of the circuit design. The method also includes analyzing a second...
|
|
|
7134098 |
Method, system and program product for specifying a configuration for multiple signal or dial instances in a digital system
A digital system includes a plurality of hierarchically arranged design entity instantiations including a first entity instantiation containing second and third instantiations of the same design...
|
|
|
7134110 |
Methods and apparatus for improving critical path analysis using gate delay
Disclosed are novel methods and apparatus for efficiently providing critical path analysis of a design. In an embodiment, an apparatus disclosed can assist in creating a single critical path...
|
|
|
7134104 |
Method of selectively building redundant logic structures to improve fault tolerance
A new hardware description language (HDL) extension at the register-transfer level (RTL) for designating particular logic functions as fault tolerant and a method of implementing a fault redundant...
|
|
|
7134100 |
Method and apparatus for efficient register-transfer level (RTL) power estimation
Techniques for accelerating power estimation for a circuit comprising generating an RTL description of the circuit. A power model enhanced RTL description of the circuit is generated. A simulator...
|
|
|
7131098 |
Computer program product for implementing uncertainty in integrated circuit designs with programmable logic
Disclosed is a method, system and computer program product to specify an integrated circuit. The integrated circuit includes a hardwired specific logic technology portion and a programmable...
|
|
|
7131097 |
Logic generation for multiple memory functions
Methods are provided for helping to automate the design of electronic circuitry in which multiple memory functions are provided by common physical memory. Interactive computer screens prompt the...
|