|
Match
|
Document |
Document Title |
|
|
7251805 |
ASICs having more features than generally usable at one time and methods of use
More ASIC functionality is crammed into a chip (or chip set) than can probably or definitely be operative at one time when the chip is packaged and inserted into a broader circuit. The excessive...
|
|
|
7251792 |
Net list creating method, net list creating device, and computer program thereof
It is intended to provide net list creating method, net list creating device, and computer program thereof capable of creating net list of memory space by selecting optimum combination of memory...
|
|
|
7249341 |
Synthesis of cyclic combinational circuits
A method for the synthesis of multi-level combinational circuits with cyclic topologies. The techniques, applicable in logic synthesis, and in particular in the structuring phase of logic...
|
|
|
7249329 |
Technology mapping techniques for incomplete lookup tables
Technology mapping techniques for determining whether a function can be implemented using an incomplete lookup table (LUT) are provided. For example, the output of a function is compared to the...
|
|
|
7249340 |
Adaptable circuit blocks for use in multi-block chip design
Techniques for increasing flexibility in use of virtual component blocks include a method for hardening a foundation block, a pin-unscrambling methodology for semi-hardened virtual component...
|
|
|
7249337 |
Method for optimizing high frequency performance of via structures
A method for enhancing the high frequency signal integrity performance of a printed circuit board (PCB) or backplane is provided. According to one embodiment of the present invention, the method...
|
|
|
7246333 |
Apparatus and method for unified debug for simulation
In one embodiment of the invention, a method for unified debug for simulation, includes: generating a transaction from a hardware verification language (HVL) testbench; copying signal states in the...
|
|
|
7246340 |
Timing-driven synthesis with area trade-off
An embodiment of the invention is a logic minimization method that provides improved user design performance without a substantial increase in user design area. Alternate factorizations are...
|
|
|
7243326 |
Client-specific circuit board with isolated redundant systems
An automated method for producing integrated circuit arrangements for automotive vehicle control systems provides at least two logically isolated subsystems ( 5, 6 ) and, in addition to the logical...
|
|
|
7243330 |
Method and apparatus for providing self-implementing hardware-software libraries
Method and apparatus for providing self-implementing hardware-software libraries is described. One aspect of the invention relates to designing an embedded system for an integrated circuit. A...
|
|
|
7243318 |
Integrated test processor (ITP) for a system on chip (SOC) that includes a network on chip (NOC)
A system on chip (SOC) is provided according to an embodiment of the invention. The SOC includes a storage system, a network on chip (NOC) adapted to communicate with a communication network, and a...
|
|
|
7243311 |
Method and apparatus for supporting development of integrated circuit and a transactional business method involving contracting and licensing
A technology for promoting distribution of IPs which constitute part of an integrated circuit is provided. An LSI maker concludes a contract for business alliance with an IP provider, acquires data...
|
|
|
7239997 |
Apparatus for statistical LSI delay simulation
A statistical delay simulation apparatus includes: a circuit simulator for simulating a circuit operation of a circuit cell constituting an LSI; a statistical delay library generator for driving...
|
|
|
7240301 |
System and method to insert new pages with a schematic capture tool
A computer implemented method to perform an insertion request of new schematic pages within a plurality of numbered schematic pages created with a design schematic capture tool is described. The...
|
|
|
7234126 |
Task concurrency management design method
A system and method of designing digital system. One aspect of the invention includes a method for designing an essentially digital system, wherein Pareto-based task concurrency optimization is...
|
|
|
7231613 |
Apparatus and system for developing LSI
A system for efficiently developing an LSI. A developing system includes a developing apparatus and a support center, which are connected to each other via the Internet. The host computer of the...
|
|
|
7231620 |
Apparatus, generator, and method for clock tree synthesis
A clock tree synthesis (CTS) apparatus, generator, and method for synthesizing a clock tree includes a plurality of clock signal generators that output different clock signals generated from a...
|
|
|
7231623 |
Netlist database
Disclosed is an object oriented netlist database that stores electrical circuit data parsed from a netlist text file that is formatted in HSPICE or Circuit Design Language (CDL) formats. To obtain...
|
|
|
7231614 |
System and method for design and implementation of integrated-circuit digital filters
A system and method for implementing a digital filter, comprising computing on a digital computer a mathematical model of a digital filter; where the mathematical model has a predetermined first...
|
|
|
7231337 |
Using assignment decision diagrams with control nodes for sequential review during behavioral simulation
The present invention provides a method and mechanism for simulating complex digital circuits using hybrid control and data flow representations. Specifically, the invention provides a method of...
|
|
|
7228242 |
Adaptive power control based on pre package characterization of integrated circuits
A method and system of adaptive power control based on pre package characterization of integrated circuits. Characteristics of a specific integrated circuit are used to adaptively control power of...
|
|
|
7228509 |
Design tools for configurable serial communications protocols
A serial communications protocol with optional and adjustable data link layer and physical layer features is provided. A logic design tool for designing circuits compliant with the protocol is also...
|
|
|
7228508 |
Fail-safe thermal sensor apparatus and method
A fail-safe thermal sensor is implemented in an integrated circuit such as a microprocessor. The fail-safe thermal sensor monitors the temperature of the integrated circuit and halt logic halts...
|
|
|
7228262 |
Semiconductor integrated circuit verification system
An aspect of the present invention provides a semiconductor integrated circuit verification system that includes a compiler configured to receive circuit descriptions of a semiconductor integrated...
|
|
|
7225418 |
Operation analyzing method for semiconductor integrated circuit device, analyzing system used in the same, and optimization design method using the same
There are contained the step of forming voltage waveform information by calculating a voltage waveform of each instance of a semiconductor integrated circuit at a power-supply terminal based on...
|
|
|
7225420 |
System and method for signal integrity testing of electronic circuits
A system and method are disclosed for measuring signal crosstalk in an electronic circuit device or Integrated Circuit (IC) device, correlating the results with modeled information, and accurately...
|
|
|
7222124 |
Internet automatic electric data system
The present invention discloses an Internet automatic electrical data system that comprises a process controller used to process the analyzing order for IC (integrated circuit) packages entrusted...
|
|
|
7222314 |
Generation of a hardware interface for a software procedure
Generation of a hardware interface specification for a software procedure. In one embodiment, an HDL description is generated for a first memory, at least one first state machine, a second memory,...
|
|
|
7222316 |
Board design aiding apparatus, board design aiding method and board design aiding program
A board design aiding apparatus that simplifies a designed printed wiring board to predict a displacement quantity of the printed wiring board includes a layer thickness calculation section 21 ...
|
|
|
7222315 |
Hardware-based HDL code coverage and design analysis
Techniques and systems for analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level are described. Although the hardware designs (which were...
|
|
|
7222325 |
Method for modifying an integrated circuit
An application specific integrated circuit has at least one standard cell, integrated circuit connection circuitry connected to the at least one standard cell and at least one programmable circuit...
|
|
|
7219311 |
Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development method of ASIC and programmable logic device
A method for developing integrated circuits includes generating a core (logic core) in an HDL format readable by a logic synthesis tool, from an ASIC core (logic core) made of ports of blocks and...
|
|
|
7216307 |
Method of identifying state nodes at the transistor level in a sequential digital circuit using minimum combinatorial feedback loop
The state nodes in a sequential digital circuit are identified by identifying the minimal combinatorial feedback loops that are present in the digital circuit. Each minimal combinatorial feedback...
|
|
|
7216310 |
Design method and system for optimum performance in integrated circuits that use power management
The present invention provides a method ( 100 ) of designing a circuit. The method comprises specifying ( 105 ) a design parameter for memory transistors and logic transistors and selecting ( 110 )...
|
|
|
7216306 |
Checkpoint restart method using condensed partial results by determining boolean constant subsets
The present invention provides a method for determining whether a Boolean function is equivalent to a Boolean constant 1 within a given subset of the input space. The given subset is divided into a...
|
|
|
7213216 |
Method and system for debugging using replicated logic and trigger logic
A method and system for debugging using replicated logic and trigger logic is described. A representation of a circuit is compiled. One or more signals are selected for triggering and trigger logic...
|
|
|
7213221 |
Modeling interconnected propagation delay for an integrated circuit design
A system and a method are disclosed for performing a timing or signal propagation delay analysis on a circuit. The disclosure includes representing a drive logic stage as a representative linear...
|
|
|
7210108 |
Structure of power supply path utilized in design of integrated circuit
According to a method of designing an integrated circuit, a plurality of outgoing lines branch off from each of main lines of respective power supply paths on the sides of VDD and VSS, and the...
|
|
|
7207021 |
Method for estimating a frequency-based ramptime limit
A method is provided for selecting a frequency-based ramptime limit for a technology. The method includes creating a logic chain with cells from the technology and applying a sequence of signals to...
|
|
|
7207014 |
Method for modular design of a computer system-on-a-chip
In a computer system having a device and a communications link for communicating with the device. A method for dynamically managing power consumption by the computer system comprises associating a...
|
|
|
7203633 |
Method and system for selectively storing and retrieving simulation data utilizing keywords
Disclosed herein is a method of storing data results of simulation processing of a hardware description language (HDL) model based upon keywords. In accordance with the method, result data obtained...
|
|
|
7203923 |
Capacitors integrated with inductive components
Techniques for producing integrated capacitors are disclosed. According to one of the techniques, one or more layers are introduced in conjunction with a ground layer supporting a substrate on...
|
|
|
7203922 |
Merging of infrastructure within a development environment
A development environment includes a graphical design tool and a build agent. The graphical design tool allows a designer to design a primary logic component of a circuit. The graphical design tool...
|
|
|
7203915 |
Method for retiming in the presence of verification constraints
A method, system and computer program product for performing retiming in the presence of constraints are disclosed. The method comprises receiving an initial design containing one or more targets...
|
|
|
7200544 |
Systems for selectively disabling timing violations in hardware description language models of integrated circuits and methods of operating the same
There is disclosed an IC simulation system operable to (i) store a plurality of HDL modules, each of which is representative of a circuit element, (ii) receive a HDL description of a desired...
|
|
|
7200837 |
System, method and software for static and dynamic programming and configuration of an adaptive computing architecture
The present invention provides a system, method and software for programming and configuring an adaptive computing architecture or device. The invention utilizes program constructs which correspond...
|
|
|
7200830 |
Enhanced electrically-aligned proximity communication
One embodiment of the present invention provides a system that facilitates capacitive inter-chip communication. During operation, the system first determines an alignment between a first...
|
|
|
7200822 |
Circuits with modular redundancy and methods and apparatuses for their automated synthesis
Digital circuits with time multiplexed redundancy and methods and apparatuses for their automated designs generated from single-channel circuit designs. At least one embodiment of the present...
|
|
|
7200821 |
Receiver and method for mitigating temporary logic transitions
A circuit and method for receiving data signals over a data signal line are disclosed. In one embodiment, a receiver circuit is provided for receiving data signals transmitted over a signal line....
|
|
|
7197721 |
Weight compression/decompression system
According to some embodiments, provided are a pseudo-random sequence generator to generate a pseudo-random sequence of data values, a decoder to receive compressed weight values and to generate...
|