|
Match
|
Document |
Document Title |
|
|
7600181 |
Circuit to reduce rail noise voltage spikes due to switching on an input-output bus
A circuit to reduce noise spikes on the power and ground rails of a chip when switching over an input-output bus, the circuit comprising an encoder to encode a word before transmission over the...
|
|
|
7574631 |
Circuit arrangement and method for secure data processing
Circuit arrangement for secure data processing for program data with a protected data record. An internal memory provides a protected data record having instruction words and a first check word...
|
|
|
7559012 |
Method for error detection and flow direction determination in a measuring meter
A method for correcting data signal errors in a meter has been developed. The method includes receiving ordered data signals from the meter. Next, the sequenced of ordered data signals is analyzed...
|
|
|
7559011 |
Circuit having a programmable circuit and method of validating a bitstream loaded into a programmable device
A method of validating a bitstream loaded into a circuit having a programmable circuit is disclosed. According to one embodiment, the method comprises steps of loading a configuration bitstream...
|
|
|
7484169 |
Implicit message sequence numbering for locomotive remote control system wireless communications
A method for providing wireless communications between a locomotive control unit (LCU) ( 14 ) on board a locomotive ( 16 ) and a portable operator control unit (OCU) ( 12 ) for use in controlling...
|
|
|
7444565 |
Re-programmable COMSEC module
A method of mitigating logic upsets includes providing an input to each of a plurality of programmable logic components, processing the input in each programmable logic component, determining an...
|
|
|
7415661 |
Early detection of false start-of-packet triggers in a wireless network node
An apparatus, a carrier medium storing instructions to implement a method, and a method in a node of a wireless network able to receive packets that exactly or substantially conform to a wireless...
|
|
|
7385929 |
Method and system for detecting false packets in wireless communications systems
Specific bits of an incoming transmission are compared against a predetermined bit pattern. If the selected bits do not match the predetermined bit pattern, then the incoming transmission is...
|
|
|
7277840 |
Method for detecting bus contention from RTL description
A method for efficiently detecting bus contention from a register transfer level (RTL) description is provided. A bus contention occurs if more than two components try to propagate data onto a bus...
|
|
|
7222290 |
Method and apparatus for receiver detection on a PCI-Express bus
A method and apparatus are provided for detecting a receiver over a PCI-Express bus. A receiver is detected on a PCI-Express link by adjusting a common mode voltage using a current injected into...
|
|
|
7013422 |
Noise removal in multibyte text encodings using statistical models
Disclosed is a method of validating a byte sequence having a plurality of states, the method comprising designating one or more noise states from among the plurality of states; generating a most...
|
|
|
6966025 |
D/A conversion apparatus, decoder, and tape drive
A D/A converter has a serial interface. Of the sets of the data representing multiple control signals output from latch circuits, the data representing input data, the data representing strobe...
|
|
|
6941500 |
Method for implementing a modified radio link protocol
A method of performing a modified RLP that reduces the transmission delay in a communications system by detecting frame erasures when they occur. The modified RLP method requests retransmission of...
|
|
|
6883134 |
Method and program product for detecting bus conflict and floating bus conditions in circuit designs
A method and program product for verifying a logic design for proper operation of tri-state buses in the design, comprises, for each bus in the circuit design, determining the smallest cut set, a...
|
|
|
6766485 |
Integrated circuit fault tester, integrated circuit fault test method and recording medium recorded with fault test control program
A unit test signal having duration T is repeatedly supplied from an LSI tester to an IC under test and, simultaneously, a power source current is supplied from the LSI tester through a current...
|
|
|
6725420 |
Pattern detection for computer segments
Method and system for compensating for a segment length of one or more of three consecutive mark and space segments utilized in a computer system. The three segments are received at a first...
|
|
|
6665834 |
Flexible method of error protection in communications systems
A flexible method of error coding uses at least two generating polynomials to provide different degrees of error protection and to optionally superimpose a phantom channel on a primary channel,...
|
|
|
6662339 |
Error screening based on code and control information consistency in a communication system
Improved error screening techniques are used in processing digital audio or other types of information received in a digital communication system. Control information associated with a given packet...
|
|
|
6642701 |
Device and method for testing phase-locked loops
A phase-locked loop (PLL) is tested based on a divide-and-conquer strategy. First, digital components in the PLL are isolated from analog components and tested. Next, the digital components are...
|
|
|
6622285 |
Methods and systems for fault location
Methods and systems for fault location are described. In one described embodiment, an “in circuit” solution is provided for locating faults along a passive transmission line. Once a fault...
|
|
|
6622284 |
Method and apparatus for detection of errors in one-hot words
Disclosed is an apparatus and method for detecting errors in one-hot words, which have only a single bit set in the absence of errors. The apparatus comprises a plurality of input signal lines, a...
|
|
|
6546518 |
Detector error suppression circuit and method
Device and method of EEPR4 post processing in an EPR4 detection system to remove single bit errors by applying 1+D to the samples and comparing this to (1−D)(1+D) 3 to the detected EPR4 bits.
|
|
|
6543027 |
On-chip detection of clock gitches by examination of consecutive data
An application specific integrated circuit includes a clock recovery circuit which recovers from an input signal a repetitive sequence of data values wherein no two consecutive values are the same...
|
|
|
6502219 |
Communication device and method for electronic price label systems
A communication device and method for electronic price label (EPL) systems which use EPL components. The device includes a microcontroller, a first EPL circuit enabled by the microcontroller which...
|
|
|
6418549 |
Data transmission using arithmetic coding based continuous error detection
Method and apparatus for image transmission using arithmetic coding, based on continuous error detection uses a controlled amount of added redundancy. A continuous error detection scheme is...
|
|
|
6412052 |
Method and apparatus for detecting an initialization signal and a command packet error in packetized dynamic random access memories
A system for detecting an initialization flag signal and distinguishing it from a normal flag signal having half the duration of the initialization flag signal. The initialization flag detection...
|
|
|
6336198 |
Chip testing system
A chip testing system using an internal signal of the chip under test to produce a blanking signal so as to avoid a conflict in the turn-around cycle between input mode and output mode. The...
|
|
|
6260174 |
Method and apparatus for fast-forwarding slave requests in a packet-switched computer system
A method and system for packet-switched flow control of transaction requests that maximizes resource utilization and throughput, and minimizes latency. A system controller provides dedicated...
|
|
|
6243830 |
State information managing method and communication system
In a communication system wherein a collecting communication unit of a plurality of communication units collects state information from report communication units to manage the state information,...
|
|
|
6233718 |
Avoiding forbidden data patterns in coded audio data
Any of several information processing techniques may be used in various information storage and transmission applications to prevent the occurrence of certain "forbidden" bit patterns. According to...
|
|
|
6226770 |
Method of providing an optical data carrier with identity information
When manufactured, an optical data carrier is provided with digital information, which is written and stored in accordance with at least one previously defined encoding method for error correction...
|
|
|
6195784 |
Circuit for detecting reception errors in an asynchronous transmission
The present invention relates to a circuit of reception of bits transmitted on an asynchronous signal, including a circuit for providing a clock reconstructed from the asynchronous signal, this...
|
|
|
6161160 |
Network interface device architecture for storing transmit and receive data in a random access buffer memory across independent clock domains
A network interface device includes a random access transmit buffer and a random access receive buffer for transmission and reception of transmission and receive data frames between a host computer...
|
|
|
6094741 |
Viterbi decoding apparatus, method for controlling slip state of convolutional code in viterbi decoding apparatus, and slip state control apparatus
In a viterbi decoding apparatus, a depuncture circuit is always synchronized with the input of a correct convolutional code irrespective of the degree of noise in the transmission path of the...
|
|
|
6067657 |
Circuit for the detection of anomalies of access to a cell in a microcontroller
A detection circuit for a microcontroller includes a decoding circuit to decode the addressing codes of the memory to detect an addressing of the cell. The detection circuit also includes a circuit...
|
|
|
6058502 |
Diagnostic system analyzing frequency spectrum of electric power for diagnosing integrated circuit, method and information storage medium storing computer program for the method
A diagnosis system for a semiconductor integrated circuit repeatedly applies a test pattern at repetition periods so as to measure variation of electric power supplied to the semiconductor...
|
|
|
6026480 |
Processor having bug avoidance function and method for avoiding bug in processor
A reconfigurable circuit wherein part or all of an instruction or a result of decoding thereof and output of said register file are inputted and a circuit structure thereof can be changed by an...
|
|
|
6021381 |
System for detecting power consumption of integrated circuit
A system for detecting power consumption of an integrated circuit obtains a frequency of data holding operations, unreferred data storing operations, and unupdated data storing operations with a...
|
|
|
6018818 |
High level testing to test and recover the damaged differential corrections
The method and apparatus for high level testing are disclosed. The high level testing is used to test and recover the damaged differential corrections. The high level test measures the Correction...
|
|
|
6018304 |
Method and apparatus for high-rate n/n+1 low-complexity modulation codes with adjustable codeword length and error control capability
Highly efficient, enhanced RLL and MTR constrained or modulation codes and a unified methodology for generating the same. The new codes also include partial error detection (PED) capability....
|
|
|
6003154 |
System and method for covering illegal states in a programmable gate array
A programmable gate array (PGA) according to the present invention includes a plurality of state machine logic blocks and a plurality of error detecting logic blocks. Each state machine logic block...
|
|
|
5958081 |
Energy efficient remote control protocol with improved reliability
An energy efficient remote control protocol uses a start bit which has a variable length which corresponds to the parity of the transmitted symbol, a guard time which is fixed at a predetermined...
|
|
|
5930274 |
Information recording and reproduction apparatus to be controlled by temporal information
An information recording and reproduction apparatus for recording and reproducing the information supplied through the transmission line is capable of protecting the copyright by limiting the...
|
|
|
5903613 |
Data reception device, data reception method and electronic equipment
The invention relates to a data reception device for receiving packetized data in the form of a differential signal. This device comprises a data reception section that generates a digital signal...
|
|
|
5850406 |
Method for detecting and compensating for missing and/or incorrectly inserted cells in the asynchronous transfer method (ATM)
A method for detecting and compensating for missing and/or incorrectly inserted cells on the reception side in the transmission of ATM cells with an adaptation layer AAL of type 1, the cells being...
|
|
|
5828900 |
International multiple-byte character generator support in application sharing which distinguishes guest keyboard input from host key board and bypassing execution of the generator module when guest keyboard input is determined
Host multiple-byte character generator processing of guest keyboard events is blocked during applications sharing. A guest keyboard driver generates guest keyboard events which may be processed by...
|
|
|
5781431 |
Process and apparatus for high speed on the fly supply of information necessary for routing data structures
The invention relates to a process for the analysis of all or part of the informations contained in data structures or formats in order to supply to an external system the informations necessary...
|
|
|
5734422 |
Digital video error analyzer
A serial digital video data analyzer combines a co-processor capable of handling the serial digital video data stream bit rate with a microprocessor operating at a slower bit rate. The co-processor...
|
|
|
5701410 |
Method and system for detecting fault conditions on multiplexed networks
A method for detecting fault conditions on a multiplexed network having first and second busses. The method includes sensing a start of frame delimiter (SOF) for the first bus, and determining the...
|
|
|
5691998 |
Data transmission protection circuit with error correction
A protect circuit that may be interconnected to two different data transmission lines and that provides enhanced error correction. The circuit includes first and second line build-out circuits and...
|