|
Match
|
Document |
Document Title |
|
|
7631251 |
Method and apparatus for calculating checksums
A method for calculating checksums includes calculating a first checksum based at least in part on a first block of data, and calculating a partial checksum based at least in part on a second block...
|
|
|
7627806 |
Integrated hard-wired or partly hard-wired CRC generation and/or checking architecture for a physical coding sublayer in a programmable logic device
A programmable logic integrated circuit device (“PLD”) includes high-speed serial interface (“HSSI”) circuitry that is at least partly hard-wired to perform at least some functional aspects...
|
|
|
7624335 |
Verifying a file in a system with duplicate segment elimination using segmention-independent checksums
Verifying a file in a system with duplicate segment elimination is disclosed. A data file is segmented into a plurality of distinct data segments, and a checksum is computed for each of the...
|
|
|
7613991 |
Method and apparatus for concurrent calculation of cyclic redundancy checks
Circuits and methods provide the concurrent calculation of CRC bits for messages from different channels, where one part of a message is received at a time. Context buffers store certain state...
|
|
|
7606266 |
HDLC hardware accelerator
An HDLC accelerator includes a deframer and framer to respectively accelerate the deframing and framing processes for PPP packets. The deframer includes an input interface unit, a detection unit, a...
|
|
|
7594159 |
Signature field in a latency measurement frame
Information is added to an encapsulated payload in a data field of a frame subsequently to placing a checksum into a checksum field of a header encapsulating the payload, wherein the checksum has...
|
|
|
7590930 |
Instructions for performing modulo-2 multiplication and bit reflection
A technique to perform carry-less multiplication and bit reflection operations. More specifically, embodiments of the invention include an instruction to perform carry-less multiplication and an...
|
|
|
7590916 |
Cyclic redundancy checking value calculator
A CRC value calculator enables throughput to be improved while keeping down the increase in the size of the circuitry. This is achieved by using (n+1) basic CRC circuits to configure a CRC value...
|
|
|
7587662 |
Detection of noise within an operating frequency on a network
Noise is detected within an operating frequency of a communication medium. Messages are monitored on the communication medium for corrupted messages. A noise detected signal is generated when a...
|
|
|
7574631 |
Circuit arrangement and method for secure data processing
Circuit arrangement for secure data processing for program data with a protected data record. An internal memory provides a protected data record having instruction words and a first check word...
|
|
|
7571377 |
Method and apparatus for transmitting data in an integrated circuit
A method and apparatus for transmitting data packets in an integrated circuit according to a data integrity scheme that embeds an integrity value in each data packet. As the data packets are...
|
|
|
7570447 |
Storage control device and method for detecting write errors to storage media
There are provided a cache region that stores write data from a host device, storage media, a data storage region for the storage media, and a comparison unit. A first comparison object is...
|
|
|
7565602 |
Memory error detection device and method for detecting a memory error
A memory error detection device for a memory having cells arranged in memory rows and columns, wherein the memory is occupied such that the protection memory row or column has a predetermined...
|
|
|
7565384 |
Method and apparatus for archive data validation in an archive system
A method and apparatus for validation of archived data that includes one or more servers or data sources, an archive server, and one or more storage subsystems. Data is received from the data...
|
|
|
7559009 |
System and method for performing parity checks in disk storage systems
A cyclic redundancy check (CRC) system for a storage controller comprises a memory that stores first sector data and a corresponding CRC non-zero seed value. A buffer control module includes a CRC...
|
|
|
7559010 |
Short length LDPC (Low Density Parity Check) code and modulation adapted for high speed Ethernet applications
A short length LDPC (Low Density Parity Check) code and modulation adapted for high speed Ethernet applications. In some instances, the short length LDPC code and modulation may be employed within...
|
|
|
7543222 |
System and method for checking BIOS ROM data
A system for checking basic input output system read only memory (BIOS ROM) data includes a keyboard, a display, a computer host, and a checking device. The computer host has a BIOS ROM installed...
|
|
|
7539928 |
Method and apparatus for decoding inner and outer codes in a mobile communication system
A method and apparatus for decoding inner and/or outer codes in a mobile communication system. The inner and/or outer codes are decoded at low power and high speed. An inner decoder performs...
|
|
|
7535844 |
Method and apparatus for digital signal communication
A communication circuit comprises a plurality of receivers to receive the serial data from multiple lanes of a communication channel. The receivers may convert data received from the lanes from a...
|
|
|
7533331 |
System and method for securely adding redundancy to an electronic message
A system for adding a redundancy check to an electronic message to discourage tampering and facilitate identification of altered messages provides a communication device for composing message...
|
|
|
RE40684 |
Fast cyclic redundancy check (CRC) generation
A CRC generation unit includes a number of CRC calculation assemblies to be selectively employed to incrementally calculate a CRC value for a first sequence of N data bytes. The calculation is...
|
|
|
7502992 |
Method and apparatus for detecting presence of errors in data transmitted between components in a data storage system using an I2C protocol
A data storage system includes a storage processor that is configured to perform load and store operations on a storage array on behalf of external devices. The data storage system also includes a...
|
|
|
7500173 |
Method of decoding a data word
A method of decoding a received data word (r) having been transmitted over a radio communication channel, the corresponding sent data word (m) having been encoded as a code word (c), the method...
|
|
|
7500174 |
Encoding and application of extended hamming checksum
A method for calculating an extended hamming checksum and applying the extended hamming checksum to a data packet, the method comprising forming a packet extended hamming checksum mask, calculating...
|
|
|
7484169 |
Implicit message sequence numbering for locomotive remote control system wireless communications
A method for providing wireless communications between a locomotive control unit (LCU) ( 14 ) on board a locomotive ( 16 ) and a portable operator control unit (OCU) ( 12 ) for use in controlling...
|
|
|
7475331 |
Data dependent scrambler with improved global constraint
A data dependent scrambler for a communications channel that receives a user data sequence including N symbols each with M bits includes a seed finder that selects a scrambling seed and a first...
|
|
|
7472332 |
Method for the reliability of host data stored on fibre channel attached storage subsystems
A method for improving the reliability of host data stored on Fiber Channel attached storage subsystems by performing end-to-end data integrity checks. When a read or write operation is initiated,...
|
|
|
7454667 |
Techniques to provide information validation and transfer
Techniques to issue a single application programming interface (API) to request both data copy and CRC validation operations. In some embodiments, a receiver of the API may observe which logic...
|
|
|
7447948 |
ECC coding for high speed implementation
Methods and apparatus for performing error correction code (ECC) coding techniques for high-speed implementations. The ECC code word is structured to facilitate a very fast single-error-detect...
|
|
|
7441179 |
Determining a checksum from packet data
In general, in one aspect, the disclosure describes a method of determining a checksum. The method includes accessing a checksum of the at least the portion of a packet and adjusting the checksum...
|
|
|
7434150 |
Methods, circuits, architectures, software and systems for determining a data transmission error and/or checking or confirming such error determinations
Methods, circuits, architectures, and systems for error detection in transmitted data. The method generally includes the steps of (a) performing an error checking calculation on the transmitted...
|
|
|
7430706 |
Diagonal interleaved parity calculator
A method of calculating a diagonal interleaved parity word for groups of words sampled from a bus is provided, wherein a predetermined number of words are included in each sampling cycle. The bus...
|
|
|
7424667 |
Digital data transmission error checking method and system
A digital data transmission error checking method and system is proposed, which is designed for use with a data source unit and a data reception unit for providing a error checking function, and...
|
|
|
7418648 |
System and method for generating a cyclic redundancy check
A Cyclic Redundancy Check (CRC) system comprises N+1 shift registers. N+1 logic gates having first inputs communicate with outputs of corresponding ones of said N+1 shift registers. N+1...
|
|
|
7415661 |
Early detection of false start-of-packet triggers in a wireless network node
An apparatus, a carrier medium storing instructions to implement a method, and a method in a node of a wireless network able to receive packets that exactly or substantially conform to a wireless...
|
|
|
7395496 |
Systems and methods for enhanced stored data verification utilizing pageable pool memory
The present invention utilizes pageable pool memory to provide, via a data verifier component, data verification information for storage mediums. By allowing the utilization of pageable pool...
|
|
|
7386627 |
Methods and apparatus for precomputing checksums for streaming media
A method for storing streaming media data packets in a cache includes receiving a first streaming media data packet from a streaming media server, the first streaming media data packet comprising...
|
|
|
7386238 |
Method and system for infrared data communications
A method and system for conveying contextually relevant information to a wireless client are disclosed. More particularly, a transmitter transmits a diffuse infrared signal to a client having an...
|
|
|
7360148 |
Reduction checksum generator and a method of calculation thereof
The present invention provides a reduction checksum generator for calculating a checksum value for a block of data. In one embodiment, the reduction checksum generator includes a reduction unit...
|
|
|
7350135 |
Checksum writing method and checksum checking apparatus
A more convenient checksum writing method and checksum checking apparatus. The method includes: calculating a first checksum by reading values from the memory and summing the read values;...
|
|
|
7320087 |
Information processing apparatus and method, program, and recording medium
The present invention is intended to download software more securely to update the functions of software. When files are downloaded from a server into an information processing apparatus, a CPU...
|
|
|
7320101 |
Fast parallel calculation of cyclic redundancy checks
Circuits, methods, and apparatus for the fast parallel calculation of CRCs. One embodiment provides a feedforward path that combines common terms to simplify input logic. Common expressions that...
|
|
|
7310761 |
Apparatus and method for retransmitting data packets in mobile ad hoc network environment
A method and an apparatus for requesting packet redelivery in a mobile ad hoc network environment. The method includes receiving a first packet periodically broadcasted, extracting packet delivery...
|
|
|
7299402 |
Power control for reverse packet data channel in CDMA systems
A method of reverse link power control for a reverse packet data channel in a wireless communication system allows a mobile station to autonomously change its data transmission rate. The mobile...
|
|
|
7299398 |
Data generating method for forming desired CRC code
A method of generating a CRC code to determine a variable field value for equalizing a CRC value, which is calculated based on data including the variable field value of a variable field included...
|
|
|
7296210 |
Facilitating error detection for content addressable memory
One embodiment of the disclosures made herein is an apparatus adapted to facilitate error detection for Content Addressable Memory (CAM) modules. The apparatus includes an input error detection...
|
|
|
7290203 |
Dynamic memory architecture employing passive expiration of data
Apparatus for passively tracking expired data in a dynamic memory includes an error encoding circuit operative to receive an input data word and to generate an encoded data word which is stored in...
|
|
|
7284182 |
Error correction on M-bit encoded links
Error correction on high speed interconnection links—backplane or extended wires (cable, optical fiber)—is exhaustively considered by many telecommunication vendors, especially those who offer...
|
|
|
7266760 |
Method and apparatus for calculating cyclic redundancy checks for variable length packets
Cyclic redundancy checking operations may be performed on a message made up of full words and a partial word. An accumulator value for the cyclic redundancy checking operations may be updated as...
|
|
|
7254752 |
Protecting database records against a failed write operation
Described are techniques for processing data requests in connection with an I/O operation. A write data request is sent from a host to a target data storage system. The host performs a data...
|