Sign up


Match Document Document Title
9003268 Generation and application of a sub-codebook of an error control coding codebook  
There is provided a method of encoding and decoding data using an error control code having a codebook G. The codebook G is a sub-codebook of a codebook P. Each codeword g in the sub-codebook G has...
8996966 Error correction device and error correction method  
According to one embodiment, an error correction device includes a syndrome processing unit, a generation unit, and a search processing unit. The syndrome processing unit generates a syndrome value...
8990666 Decoder, method of operating the same, and apparatuses including the same  
A decoder, a method of decoding and systems implementing the same are disclosed. In one example, the method includes calculating syndrome values from input codewords, generating an error location...
8984385 Systems and methods for cyclic redundancy check implementation  
In accordance with the teachings described herein, systems and methods are provided for calculating a Cyclic Redundancy Check (CRC) code for a message. A system includes a first CRC calculator and...
8977943 Implementation of CRC32 using carryless multiplier  
Methods, apparatus, and fabrication processes relating to implementing cyclic redundancy checks (CRCs) in processors, such as CRC32 instructions in x86 computer architectures. A method may comprise...
8977938 Parallel decomposition of Reed Solomon umbrella codes  
Systems, methods, apparatus, and techniques are presented for processing a codeword. A Reed-Solomon mother codeword n symbols in length and having k check symbols is received, and the n symbols of...
8966351 Encoding apparatus, encoding method and semiconductor memory system  
According to one embodiment, an encoding apparatus includes an input unit and a generation unit. The input unit inputs a data symbol sequence containing q(N−J) symbols (q, J, and N are integers, N...
8966340 System and method for fault tolerant computing using generic hardware  
A dual redundant process controller is provided. The controller comprises a process control application that executes on a first and a second module. When executed by the first module, a first...
8949697 Low power Reed-Solomon decoder  
Systems, methods, apparatus, and techniques are provided for decoding a codeword. A plurality of syndrome values is received corresponding to a received codeword and a value of an error locator...
8924825 Error detecting device and memory system  
According to one embodiment, an error detecting device includes a syndrome processor, an error locator polynomial generator, and a search processor. The syndrome processor is configured to generate...
8918706 Methods and circuitry for performing parallel error checking  
Integrated circuits with a memory array may include error checking circuitry for detecting, locating, and correcting soft errors in the memory array. The error checking circuitry may include row...
8913685 Selecting a codeword for precoding data  
A method, a codebook, and a Base Station (BS) for precoding are provided. The precoding method includes: obtaining a total uplink power of a User Equipment (UE); if the total uplink power is...
8910013 Methods and apparatus for providing multi-layered coding for memory devices  
Systems and methods are provided for recovering data stored in memory. A group of data is encoded using a first layer of code to form a first encoded group of data. Individual portions of the first...
8910014 Coding device, error-correction code configuration method, and program thereof  
A coding device includes: an inspection matrix generating module that generates a block inspection matrix; and a coding module that generates and outputs a code word from an input message by the...
8898551 Reduced matrix Reed-Solomon encoding  
In an arrangement of the disclosed systems, devices, and methods, a matrix representation of a block code comprising m bit-planes is obtained, a generator matrix corresponding to each of the m...
8892975 Optimal error protection coding for MIMO ACK/NACK/PRE/POST information  
Error protection based on a nonlinear code set may be used in a multiple input multiple output (MIMO) radio communications system. A decoder decodes received MIMO data streams and generates an...
8875001 Circuitry for parallel decoding of data blocks  
In one embodiment, a Chien search circuit includes a plurality of evaluation circuits, each configured to sequentially evaluate possible roots αi in a respective subset of possible roots of an ...
8875002 Low cost adjacent double error correcting code  
A device includes a controller configured to provide a data word and check bits for the data word to decoding logic, the decoding logic configured to generate a decoding of the data word and check...
8869013 Circuit enabling and a method of generating a product in a decoder circuit  
A circuit enabling generating a product in a decoder circuit is disclosed. The circuit comprises a first memory element coupled to receive a first error value and a first portion of a second error...
8862968 Circuit for forward error correction encoding of data blocks  
In one embodiment, an encoder circuit is provided. The encoder includes an input circuit having a plurality of finite field subtraction circuits, each configured to receive a respective one of the...
8856199 Random number generator circuit and cryptographic circuit  
A random number generator circuit includes: an element generating and outputting physical random numbers; a digitizing circuit digitizing the physical random numbers to output a random number...
8856627 Performing a cyclic redundancy checksum operation responsive to a user-level instruction  
In one embodiment, the present invention includes a method for receiving incoming data in a processor and performing a checksum operation on the incoming data in the processor pursuant to a...
8856628 Method and apparatus for generation and usage of extended golay codes  
A wireless device comprises a code-assignment module configured for assigning Golay codes to be used for spreading, a spreading module configured for spreading data with the Golay codes to produce...
8850296 Encoding method and system, decoding method and system  
A decoder, an encoder, a decoding method and an encoding method are provided. The encoding method includes receiving data; generating a set of first codewords by applying a first encoding process...
8850285 System and method for transmitting and receiving acknowledgement information  
A system and method for transmitting and receiving acknowledgement information are provided. A method for communications device operations includes determining a hybrid automatic repeat request...
8850284 Flash memory controller and data reading method  
A data reading method is provided. The data reading method includes: utilizing a first sense voltage to read a data unit from a flash memory block; performing an error detection operation on the...
8850297 System and method for multi-dimensional encoding and decoding  
A system and method for using a cyclic redundancy check (CRC) to evaluate error corrections. A set of data and initial CRC values associated therewith may be received. The set of data by changing a...
8850295 Symbol flipping data processor  
Various embodiments of the present invention provide systems and methods for a symbol flipping data processor. For example, a symbol flipping data processor is disclosed that includes a data...
8843810 Method and apparatus for performing a CRC check  
The invention discloses a method and an apparatus for data check processing, the method comprises: acquiring data to be checked; acquiring a first polynomial matrix F according to a generator...
8832535 Word-serial cyclic code encoder  
A cyclic code encoding device or encoder that contains word registers rather than single bit registers, and can process input bits and parity bits as input words and parity words. The cyclic code...
8832523 Multi-state symbol error correction in matrix based codes  
Methods and apparatus create codewords of n-state symbols having one of 3 or more states with n-state check symbols. Check symbols are created from independent expressions. Codewords are associated...
8819528 Encoder, decoder, and encoding method  
An encoder and decoder using LDPC-CC are provided, which avoid lowering the transmission efficiency of information while not deteriorating error correction performance, even at termination; and an...
8819331 Memory system and memory controller  
A memory system according to the embodiment comprises a memory device including a plurality of memory cells operative to store storage data, the storage containing input data from external to which...
8812938 Coding apparatus, coding method, decoding apparatus, decoding method, program and transmission system  
Disclosed herein is a coding apparatus, including: a calculation section adapted to calculate, based on information of a transmission object, a linear code to be used for error detection of the...
8793559 Performing a cyclic redundancy checksum operation responsive to a user-level instruction  
A method for receiving incoming data in a processor and performing a checksum operation on the incoming data in the processor pursuant to a user-level instruction for the checksum operation. In one...
8788915 Apparatuses and methods for encoding using error protection codes  
Subject matter disclosed herein relates to error protection of data stored in and/or read from a memory device.
8782493 Correcting data in a memory  
Methods of correcting data in a memory, and memories adapted to correct data, include prioritizing error correction of the read data in response to locations and likely states of known bad or...
8782494 Reproducing data utilizing a zero information gain function  
A method begins by a dispersed storage (DS) processing module receiving a zero information gain (ZIG) encoded data slice and a subset of encoded data slices of a set of encoded data slices. The...
8775894 Lane specific CRC  
A method of data validation is provided. In one implementation, the method includes performing a cyclic redundancy check (CRC) on data transmitted over a channel having L lanes. In one...
8775912 Performing a cyclic redundancy checksum operation responsive to a user-level instruction  
In one embodiment, the present invention includes a method for receiving incoming data in a processor and performing a checksum operation on the incoming data in the processor pursuant to a...
8775910 Performing a cyclic redundancy checksum operation responsive to a user-level instruction  
In one embodiment, the present invention includes a method for receiving incoming data in a processor and performing a checksum operation on the incoming data in the processor pursuant to a...
8775897 Data processing system with failure recovery  
Various embodiments of the present invention provide systems and methods for a data processing system with failure recovery. For example, a data processing system is disclosed that includes a data...
8775893 Variable parity encoder  
An apparatus generally having a plurality of first circuits and a second circuit is disclosed. The first circuits may be configured to (i) generate a plurality of intermediate bits by dividing a...
8775911 Performing a cyclic redundancy checksum operation responsive to a user-level instruction  
In one embodiment, the present invention includes a method for receiving incoming data in a processor and performing a checksum operation on the incoming data in the processor pursuant to a...
8769385 Performing a cyclic redundancy checksum operation responsive to a user-level instruction  
In one embodiment, the present invention includes a method for receiving incoming data in a processor and performing a checksum operation on the incoming data in the processor pursuant to a...
8769386 Performing a cyclic redundancy checksum operation responsive to a user-level instruction  
In one embodiment, the present invention includes a method for receiving incoming data in a processor and performing a checksum operation on the incoming data in the processor pursuant to a...
8766662 Integrity checking of configuration data of programmable device  
Methods and a system for operating a programmable device are disclosed. In one embodiment, a method includes accessing a master summary data and loading an original configuration data to...
8769380 Methods and apparatus for error recovery in memory systems employing iterative codes  
Systems and methods for error recovery are presented. Data is decoded with an iterative decoding scheme having a first set of parameters. In response to a determination that the iterative decoding...
8762818 System and methods for performing decoding error detection in a storage device  
System and methods for performing decoding error detection in a storage device are provided. Data bits of a data polynomial may be retrieved from a storage device. The data bits may be arranged in...
8750223 Method for transmitting control information in wireless communication system and apparatus therefor  
A method for transmitting information data by using a Reed-Muller coding scheme in a wireless communication system is disclosed. The method includes the steps of dividing the information data to...