|
Match
|
Document |
Document Title |
|
|
7558336 |
Semiconductor device, memory device and memory module having digital interface
An object of the present invention is to reduce jitter dependent on data patterns by an interface receiver. Another object of the present invention is to provide an LSI capable of automatically...
|
|
|
7555698 |
Method and apparatus for extracting specific data from BIS data
Methods and apparatus for extracting a portion of data from a plurality of BIS data are disclosed. The portion of data can be extracted from the plurality of BIS data stored in a first storage unit...
|
|
|
7546517 |
Error-correcting circuit for high density memory
This invention relates to a circuit technique for rapidly and efficiently correcting for read and write data errors in a digital semiconductor memory. More generally, this can also be in any type...
|
|
|
7543079 |
Synchronization method and system for keeping track of encoding history to maintain digital system synchronization during communication over lossy transmission media
Encoded data is transmitted between synchronized sending and receiving digital systems across a lossy transmission media. The systems include respective encoder and decoder information records. If...
|
|
|
7532064 |
FSK demodulator circuit
A demodulator circuit for demodulating a signal modulated by frequency shift keying discriminates the frequency of the signal to produce demodulated data. When the demodulated data match a known...
|
|
|
7512866 |
Information recording/reproducing apparatus, and information recording medium
In an information recording, a first data processor divides input data into a plurality of frames so as to arrange the plurality of frames for each unit block. The unit block is a unit of...
|
|
|
7512319 |
Synchronous information reproduction apparatus
In a synchronous information reproduction apparatus, a receiving section sequentially receives a clock signal. A storing section stores object information to be sequentially reproduced from a...
|
|
|
7509562 |
Maintaining data integrity for extended drop outs across high-speed serial links
Improved error correction techniques and circuitry are provided. The error correction circuitry may be integrated with a programmable logic device (PLD), or it may be wholly or partly on a separate...
|
|
|
RE40661 |
Error prevention method for multimedia data
An error protection method for multimedia improves data recovery and channel throughput in channels which cause a random error and a burst error by using a rate compatible punctured convolutional...
|
|
|
7484141 |
Semiconductor device capable of performing test at actual operating frequency
A semiconductor device includes a CPU core circuit, a bus connected to the CPU core circuit, and a memory BIST circuit configured to perform a memory test in response to an instruction supplied...
|
|
|
7460610 |
Communication system, receiver, and communication method for correcting transmission communication errors
A communication system includes a transmitter and a receiver. The transmitter transmits a signal encoded by a low-density parity-check (LDPC) coding. The receiver includes a decoder, a phase error...
|
|
|
7447976 |
Data transfer apparatus
A data transfer apparatus improving data transfer rate regardless of the original transfer mode in a USB interface is disclosed. A computer includes a bulk packet generation unit and an isochronous...
|
|
|
7372916 |
Process and devices for transmitting digital signals over buses and computer program product therefore
Digital signals are transmitted on a bus at given instants selectively in a non-encoded format and an encoded format. The decision whether to transmit the signals in non-encoded format or in...
|
|
|
7370262 |
Apparatus and method generating error flag for error correction
An error flag generation apparatus and method for error correction, wherein the apparatus includes: a frame-sync error memory which stores frame-sync error information for each data block; a BIS...
|
|
|
7350118 |
Method and apparatus for recording information in concatenated manner
A method of recording data as presence/absence of marks on an information recording medium includes a step of obtaining data pieces, each of which has size of one block and is made by adding...
|
|
|
7346830 |
Usage of an SDRAM as storage for correction and track buffering in frontend ICs of optical recording or reproduction devices
A method and arrangement for using Synchronous Dynamic Random Access Memory (SDRAM) as storage for correction and track buffering in front end ICs of optical recording or reproduction devices. Data...
|
|
|
7334176 |
Determination of the presence of additional coded data in a data frame
An mp3-standard bitstream is formatted into a sequence of fixed-length data frames. These include headers, side information, main information and a remaining data field without generally defined...
|
|
|
7327750 |
Receiving apparatus based on communications protocol
An example receiving apparatus includes a reception clock controlling section for controlling clock supply to the components thereof. A reception section receives a communication packet transmitted...
|
|
|
7302631 |
Low overhead coding techniques
A low overhead coding technique is disclosed. In one particular exemplary embodiment, the low overhead coding technique may be realized as a method for coding information comprising receiving a...
|
|
|
7260653 |
Method and device for the synchronization between two networks
The present invention relates to a method of synchronization between communication networks exchanging information by frame of informations, each communication network having clock and the number...
|
|
|
7231583 |
Communication method and apparatus
In a frame sync method, a receiver searches for the presence of an N-symbol long unique word pattern. For each possible frame sync detected, the receiver proceeds to demodulation and FEC...
|
|
|
7219297 |
Method and device for generating a synchronization variable and the corresponding integrated circuit and digital disc drive
A synchronization variable intended for a second clock signal is generated from a first clock signal and a phase variation signal. A first approximation of the second clock signal is determined,...
|
|
|
7213190 |
Data processing apparatus and method
A data processing apparatus according an aspect of this invention has a syndrome calculation unit configured to calculate the syndrome of a demodulated data sequence. The syndrome calculation unit...
|
|
|
7194673 |
Detecting intermittent losses of synchronization in a fibre channel loop
Described are a storage system and method for detecting an intermittent loss of synchronization in communication signals received by an enclosure connected to a Fibre Channel loop. A control board...
|
|
|
7168027 |
Dynamic synchronization of data capture on an optical or other high speed communications link
A method and system that dynamically adjusts link control parameters of a communications network. The communications network includes a transmitter coupled through a first data link to a receiver....
|
|
|
7159137 |
Synchronized communication between multi-processor clusters of multi-cluster computer systems
Improved techniques are provided for detecting and correcting errors and skew in inter-cluster communications within computer systems having a plurality of multi-processor clusters. The local nodes...
|
|
|
7139965 |
Bus device that concurrently synchronizes source synchronous data while performing error detection and correction
A bus device comprises a clock generator that is adapted to generate a clock signal for internal use by the bus device, data synchronizing logic that is adapted to synchronize source synchronous...
|
|
|
7137058 |
Block synchronization detection apparatus and method
A block synchronization detection apparatus and method. Block synchronization for discriminating one error correction code (ECC) block from another is detected, even when a first sector of the ECC...
|
|
|
7137046 |
High speed comparator for 10G SERDES
An error counter including receive logic to compare transmitted bits with received bits and output a vector with a logic 1 for every bit that does not match and a logic 0 for every bit that...
|
|
|
7127662 |
Method for recording address information on optical recording medium, optical recording medium including address information recorded thereon by the same method, and method for detecting address information recorded on the same optical recording medium
A method for recording address information on an optical recording medium, an optical recording medium including address information recorded thereon by the same method, and a method for detecting...
|
|
|
7127653 |
Apparatus and method for efficient data transport using transparent framing procedure
A method and/or system and/or apparatus for mapping a protocol including data and a limited number of control codes to an efficient encoding protocol for carrying on various other networks,...
|
|
|
7127632 |
Method and device for synchronizing integrated circuits
A method and device for synchronizing the time between at least two integrated circuits ( 201, 202 ), which receive the same pulse signal. In the integrated circuits ( 201, 202 ) a counter ( 204,...
|
|
|
7103827 |
Method and apparatus for detecting start position of code sequence, and decoding method and apparatus using the same
A code sequence start position detection method and apparatus, and a decoding method and apparatus, which can quickly detect the start position of a code sequence by a simple processing...
|
|
|
7096406 |
Memory controller for multilevel cell memory
A N-level cell memory controlled by the memory controller of the invention have an internal configuration in which the plurality of data input/output terminals connected to the second data bus are...
|
|
|
7089485 |
Simple link protocol providing low overhead coding for LAN serial and WDM solutions
A data structure, method and protocol wherein synchronization data indicative of a data frame delineation point is inserted within an inter-packet gap (IPG) proximate a data frame during...
|
|
|
7085339 |
Data recovery device
A data recovery device for precisely recovering a transmission signal even if the signal having phase variations is provided. The device comprises a demodulator for demodulating a transmission...
|
|
|
7076725 |
Digital data radio receiving device and method
A wireless relay system ( 1 ) comprises a wireless camera ( 11 ) and a reception relay station ( 12 ). The reception relay station ( 12 ) comprises a plurality of external reception units ( 13 )...
|
|
|
7065696 |
Method and system for providing high-speed forward error correction for multi-stream data
A system for providing a high-speed implementation for multi-stream forward error correction (FEC) is provided. According to one exemplary aspect, the system is able to provide block-based...
|
|
|
7051263 |
Systolic architecture for Comma-Free Reed-Solomon decoding circuit
A Comma-Free Reed-Solomon decoding circuit based on systolic array architecture that applies to a cell search in a wideband code division multiple access system, and more particularly a decoding...
|
|
|
7039851 |
Method of and apparatus for correcting errors in data packet flow streams as in closed ring sequential address generators and the like without data flow stream interruption
A novel fault-tolerance technique for protecting against and correcting errors in packet data stream flow, preferably through not exclusively with closed ring sequential address generators and the...
|
|
|
7039849 |
Data decoder and method of decoding data
A detecting circuit detects a boundary in a bit stream which is coded in compliance with a predetermined rule. The boundary is a point at which discontinuity of reproduction time occurs. An...
|
|
|
7020833 |
Data synchronization detection method, information recording method, and information reproduction method
Data synchronization detection is provided between data identification and code demodulation in a data reproduction system, which performs data synchronization detection using code-modulated data....
|
|
|
6990144 |
System and method for overrun catch-up in a real-time software
A system and method for processing an overrun in the encoding of an input bitstream are described. In one embodiment, an overrun in the encoding of an input bitstream is determined and the severity...
|
|
|
6981199 |
Method for arranging data output by semiconductor testers to packet-based devices under test
Method for testing packet-based semiconductor devices by using simplified test data packets. Simplified test data packets are generated by conventional memory testers in one format. The simplified...
|
|
|
6961861 |
Globally clocked interfaces having reduced data path length
A interface, which connects memory and an integrated circuit, having a write path and read path that allow synchronous data propagation is provided. Further, a method for synchronizing data...
|
|
|
6944813 |
Weighted decoding method and circuits for Comma-Free Reed-Solomon codes
A weighted decoding method and circuits for Comma-Free Reed-Solomon codes that apply to a cell search in a wideband code division multiple access system. The invention also provides a weighted...
|
|
|
6928600 |
Folding systolic architecture for comma-free reed-solomon decoding circuit
A kind of folding systolic array architecture for a CFRS decoding circuit that applies to a cell search in a wideband code division multiple access system. The invention involves using a systolic...
|
|
|
6914947 |
Method and apparatus for handling time-drift
A method for maintaining synchronization between a transmitter and a receiver is disclosed. The method offsets time drift which causes a degradation in the quality of communication between a...
|
|
|
6894801 |
Recovery of bit-rotated frames during facsimile transmissions in a global system for mobile communications (GSM) network
A system and method for handling facsimile transmissions in a digital communications network, such as a GSM network. In general, the process includes first synchronizing incoming binary-coded...
|
|
|
6771615 |
Synchronization apparatus and method for a return link power control for satellite systems
An approach for providing message synchronization in a communication system is disclosed. Using a selected channel coding method (e.g., Golay coding), an encoder encodes a message for transmission...
|