|
Match
|
Document |
Document Title |
|
|
7624335 |
Verifying a file in a system with duplicate segment elimination using segmention-independent checksums
Verifying a file in a system with duplicate segment elimination is disclosed. A data file is segmented into a plurality of distinct data segments, and a checksum is computed for each of the...
|
|
|
7620879 |
Method of detecting occurrence of error event in data and apparatus for the same
A method of detecting an occurrence of an error event in data and an apparatus for the same are provided. The method includes: preparing an error detection code wherein syndrome sequences for...
|
|
|
7620873 |
Encoder, decoder, methods of encoding and decoding
An information sequence having a code length of N (N=K+M), where K is information length and M is parity length, is encoded into a code sequence by using an LDPC code. The LDPC code is generated...
|
|
|
7617436 |
Method, device, and system for forward channel error recovery in video sequence transmission over packet-based network
Accelerated video decoding makes use of FEC-repaired media packets that become available through FEC decoding later than their intended decoding time, so to re-establish the integrity of the...
|
|
|
7617433 |
Implementation of LDPC (low density parity check) decoder by sweeping through sub-matrices
Implementation of LDPC (Low Density Parity Check) decoder by sweeping through sub-matrices. A novel approach is presented by which an LDPC coded signal is decoded processing the columns and rows of...
|
|
|
7616636 |
Method and device for receiving data blocks
Data blocks to be received each comprise a header and a data field including respectively first and second codes for error detection. The decoding of a signal segment received having first and...
|
|
|
7613981 |
System and method for reducing power consumption in a low-density parity-check (LDPC) decoder
A system and method for reducing power consumption in a Low Density Parity-Check Code (LDPC) decoder includes a sleep mode checking module and a gating circuit. The sleep mode checking module...
|
|
|
7613256 |
Forward error correction in a distribution system
A multimedia distribution system is disclosed. The distribution system includes a transmitter unit that distributes content from a content provider to one or more wireless subscriber units. The...
|
|
|
7609839 |
Quantum key distribution method and communication device
In order to create a highly-secured common key while a data error on a transmission path is corrected by an error correction code having remarkably high characteristics, in a quantum key...
|
|
|
7607066 |
Auto suggestion of coding error correction
Suggested corrections for a code error are provided by a compiler or code editor, for example. Thus, there is much less ambiguity about how an error should be corrected. Preferably, a predetermined...
|
|
|
7607065 |
Method and apparatus for block and rate independent decoding of LDPC codes
Methods and apparatus are provided for block and rate independent decoding of LDPC codes. The disclosed LDPC decoders support multiple code block lengths and code rates, as well as a variable...
|
|
|
7607063 |
Decoding method and device for decoding linear code
The present invention relates to a decoding method and a decoder, a program, a recording-and-reproducing apparatus and a method, and a reproducing apparatus and a method that are suitable for...
|
|
|
7606971 |
Storage control apparatus and external storage apparatus
A storage control apparatus includes a plurality of temporary storage units that are managed in a redundant manner by data mirroring, and temporarily store data input from an outside source; a...
|
|
|
7606266 |
HDLC hardware accelerator
An HDLC accelerator includes a deframer and framer to respectively accelerate the deframing and framing processes for PPP packets. The deframer includes an input interface unit, a detection unit, a...
|
|
|
7603609 |
Method and system for optimized instruction fetch to protect against soft and hard errors
A method of detecting error during transfer of instructions from a data memory to a computer processor. At the time of the commencement of transmission of the instructions, the raw data signal is...
|
|
|
7603592 |
Semiconductor device having a sense amplifier array with adjacent ECC
A semiconductor memory device capable of achieving a sufficient operating margin without increasing an area penalty even in the case of miniaturization is provided. An error correction system...
|
|
|
7600180 |
Iterative metric updating when decoding LDPC (low density parity check) coded signals and LDPC coded modulation signals
Iterative metric updating when decoding LDPC (Low Density Parity Check) coded signals and LDPC coded modulation signals. A novel approach is presented for updating the bit metrics employed when...
|
|
|
7600174 |
Apparatus and method for encoding and decoding a block low density parity check code
Apparatus and method for coding a block low density parity check (LDPC) code. Upon receiving an information word vector, an encoder codes the information word vector into a block LDPC code...
|
|
|
7596739 |
Method and system for data replication
A method for writing data to a storage pool includes receiving a write operation to write a logical block of data to the storage pool, determining a number (n−1) of physical blocks required to...
|
|
|
7590929 |
Record reproduction method, apparatus, and circuit for using error correcting code
A record reproduction apparatus includes an encoding unit that encodes sector data to be written into a recording medium, by dividing the data into a predetermined number of blocks, and an...
|
|
|
7587662 |
Detection of noise within an operating frequency on a network
Noise is detected within an operating frequency of a communication medium. Messages are monitored on the communication medium for corrupted messages. A noise detected signal is generated when a...
|
|
|
7587661 |
Identifying design issues in electronic forms
A technology for identifying design issues during an electronic form generating process is provided. In one method approach, a user selected runtime environment to be applied to an electronic form...
|
|
|
7587659 |
Efficient front end memory arrangement to support parallel bit node and check node processing in LDPC (Low Density Parity Check) decoders
Efficient front end memory arrangement to support parallel bit node and check node processing in LDPC (Low Density Parity Check) decoders. A novel approach is presented by which the front end...
|
|
|
7587654 |
Quantum key distribution method and communication apparatus
An error of reception data is corrected using check matrixes for an “Irregular-LDPC code” that are definite and have stable characteristics and a part of shared information is discarded...
|
|
|
7581161 |
Method and system for widening the synchronization range for a discrete multitone multicarrier single pilot tone system
A system and method of widening the synchronization range for a discrete multitone multicarrier single pilot tone system includes detecting a first phase error in a received pilot tone; detecting a...
|
|
|
7581159 |
Simplified decoding using structured and punctured LDPC codes
A communications transceiver for transmitting and receiving coded communications, with the coding corresponding to a low-density parity check code, is disclosed. A set of available code word...
|
|
|
7581154 |
Method and apparatus to lower operating voltages for memory arrays using error correcting codes
A method comprising running an error correction code on data and storing the data and the result of the error correction code in memory, running an error correction code on the data when it is read...
|
|
|
7581115 |
Information processing method, apparatus, and information processing program
Even when encoded (compressed) image data appended with an error-detecting code is encrypted, the apparatus which receives and reproduces that image data can execute a normal process without any...
|
|
|
7580485 |
Address generator for LDPC encoder and decoder and method thereof
A data transmission system is provided for transmitting user data to and receiving data from a communication channel, comprising a first address generator to generate a first address in accordance...
|
|
|
7577896 |
Apparatus and method for performing cyclic redundancy check (CRC) on partial protocol data units (PDUS)
The present invention discloses an apparatus and method for performing cyclic redundancy check (CRC) on partial protocol data units (PDUs). The disclosed apparatus is designed to off-load the CRC...
|
|
|
7577895 |
Initialization seed to allow data padding for cyclic redundancy code calculation
Embodiments include determining seed codes for various numbers of padding bits to be used to pad least significant bit (LSB) positions of a variable length message. Thus, a transmitter having a...
|
|
|
7577894 |
Apparatus and method for judging the legitimacy of transfer data
When a plurality of data blocks are divided into a plurality of frames and the divided frames are transmitted, every time a frame is received, a interim calculation result of a check code is...
|
|
|
7577890 |
Systems and methods for mitigating latency associated with error detection and correction
Systems and methods for mitigating latency associated with error detection and correction of a data structure are disclosed. One embodiment of a system may comprise a packet generator that builds a...
|
|
|
7574647 |
Binary data encoding/decoding such as for communicating between computing platform components over a parallel interconnect
Embodiments for binary encoding and/or decoding data are disclosed. In one or more embodiments, N data bits may be encoded using one of a plurality of codes derived from at least N+1 bits wherein...
|
|
|
7571373 |
Post-transmission disk error correction
Method and apparatus for sending data from a disk drive as that data is being read. Error correction and checking is performed after the data is sent, followed by a calculation and transmission of...
|
|
|
7571370 |
Configurable, fast, 32-bit CRC generator for 1-byte to 16-bytes variable width input data
A method and circuit for performing CRC calculations permits variable width data input. Preferably, multiple CRC calculations are performed in parallel, each CRC calculation involving a different...
|
|
|
7570447 |
Storage control device and method for detecting write errors to storage media
There are provided a cache region that stores write data from a host device, storage media, a data storage region for the storage media, and a comparison unit. A first comparison object is...
|
|
|
7568144 |
Data coding for enforcing constraints on ones and zeros in a communications channel
A communications channel comprises a buffer that receives user data that includes a plurality of m-bit symbols. A data dependent scrambler communicates with the buffer, searches for a first m-bit...
|
|
|
7565598 |
Error correction for disk storage media
Embodiments of the invention provide methods and systems for improving the reliability of data stored on disk media. Logical redundancy is introduced into the data, and the data within a logical...
|
|
|
7565596 |
Data recovery systems
Embodiments of methods and systems for controlling access to information stored on memory or data storage devices are disclosed. In various embodiments, methods of retrieving information from a...
|
|
|
7562284 |
Apparatus, system, and method for mandatory end to end integrity checking in a storage system
An apparatus, system, and method are disclosed for mandatory end to end integrity checking. The apparatus includes a compatibility module configured to monitor data from a source and verify...
|
|
|
7562282 |
Disk drive employing error threshold counters to generate an ECC error distribution
A disk drive is disclosed comprising a head actuated over a disk. A redundancy generator generates a plurality of redundancy symbols appended to user data to form a codeword C(x) written to a...
|
|
|
7559004 |
Dynamic redundant area configuration in a non-volatile memory system
Methods and apparatus for dynamically configuring a redundant area of a physical page are disclosed. According to one aspect of the present invention, a method for dynamically configuring a...
|
|
|
7555698 |
Method and apparatus for extracting specific data from BIS data
Methods and apparatus for extracting a portion of data from a plurality of BIS data are disclosed. The portion of data can be extracted from the plurality of BIS data stored in a first storage unit...
|
|
|
7555695 |
Data transmitting apparatus, data receiving apparatus, data transmitting method, and data receiving method
A data transmitting apparatus that transmits a plurality of bits in parallel in synchronization with clocks includes a code generating unit that divides transmission data into a plurality of...
|
|
|
7551690 |
Transmitter and receiver
A transmitter ( 1 ) converts an input signal from a microphone ( 2 ) into a plural-bit digital signal by means of an A/D converter ( 4 ) at predetermined time intervals. An encoder ( 6 ) divides...
|
|
|
7549110 |
Device for encoding and decoding using smaller block of symbols
A first block of data symbols is generated by arranging a predetermined number of user data symbols and a predetermined number of dummy data symbols in a predetermined order. The first block of...
|
|
|
7546513 |
Circuit and method for checking and recovering a disk array
The present invention is provided for producing check data or recovery data in a disk array. According to the present invention, a plurality of buffers receives and stores the data respectively for...
|
|
|
7546512 |
Techniques to perform error detection
Method and apparatus to perform cyclic redundancy check computations for error detection are described wherein a first stage includes a first set of computation elements, a first multiplexer and a...
|
|
|
7546511 |
Error detection code generating method and error detection code generator
In a mobile communication system, an error detection code or a quality frame indicator (e.g., CRC) is generated using selectively frame information, and at least one of a WCA identifier of another...
|