Match Document Document Title
6978408 Generating array bit-fail maps without a tester using on-chip trace arrays  
An existing trace array on a chip is used to store the locations of bit failures from the automatic self-testing of an SRAM array. If a system is having problems, a technician can trigger the...
6978303 Monitoring of computer usage  
A utility operates on a networked PC and periodically executes a callback process to capture data to create discrete events. The callback process is periodically started, and it writes an event f...
6976192 Data marker having record keeping ability  
A data marker (20) for use in connection with one or more signal carrying members, such as a fiber optic cables (12-18) includes a carrier (21) that mounts a data storage device (24) that includes...
6973598 Computer system with improved data capture system  
A computer system has a plurality of sub-systems each comprising a serial interface and a buffer device coupled with the serial interface for buffering crash data sent by the serial interface...
6961927 Lossless, context-free compression system and method  
Lossless, context-free data compression is implemented using a data aware compression scheme that is specific to the type of data being compressed. A modified delta compression scheme is used in...
6961872 Microcomputer and debugging system  
A microcomputer according to the present invention includes: collecting unit for generating and collecting a series of trace information for each execution process of a program to be evaluated in...
6961875 Method and apparatus for capturing event traces for debug and analysis  
A trace array having M entries with corresponding M addresses is used to store the states of input signals. The M addresses of the trace array are sequenced with a counter that counts a clock...
6947797 Method and system for diagnosing machine malfunctions  
A system (830) and method (800) for diagnosing a malfunctioning machine. A fault event is selected (806) together with sequential operating parameter data (808) from a selectively focused time...
6944797 Method and system for tracing  
A method of collecting runtime information for an application in a computing system includes locating trace statements in a source code of the application, collecting information regarding the...
6941492 Debugging tool for efficient switching between targets in a multi-processor environment  
A debugger mechanism to support multiple active targets and efficient switching between multiple active targets, in particular, heterogeneous targets, in a multiprocessing environment.
6941482 Systems and methods for synchronizing time stamps  
Systems and methods for synchronizing time stamp counters of ports in a domain and for starting, stopping and triggering the ports in the domain at substantially the same time. A master box is...
6934886 Debugging apparatus and method  
A debugging apparatus includes: a processor core operated by a program stored in a program memory to read a data stored in a data memory or write a data; a debugger controller for performing a...
6931492 Method for using a portion of the system cache as a trace array  
A method is disclosed for instructing a computing system to allocate a trace array from an original cache memory, where the method includes dividing the original cache memory into a reduced-size...
6918065 Method for compressing and decompressing trace information  
A system for performing non-intrusive trace is provided which receives trace information from one or more processors. The trace system may be configured by a user to operate in various modes for...
6918058 Semiconductor integrated circuit, system board and debugging system  
A semiconductor integrated circuit having: an internal main bus; first microprocessor and second microprocessor sharing the internal main bus; a first debug serial bus with one end thereof...
6912675 Using selective omission to compress on-chip data processor trace and timing information for export  
Parameter values of an emulation parameter that is indicative of a data processing operation performed by a data processor are exported from the data processor. In response to detection of a...
6912670 Processor internal error handling in an SMP server  
A system and method for handling processor internal errors in a data processing system. The data processing system typically includes a set of main microprocessors that have access to a common...
6912673 Bus analyzer unit with programmable trace buffers  
A Bus Analyzer Unit (BAU) for performing trace analysis on either or both the global bus (GBus) or the I/O bus of a semiconductor chip. The BAU has a GBus trace unit and an I/O bus trace unit,...
6910160 System, method, and computer program product for preserving trace data after partition crash in logically partitioned systems  
A system, method, and product in a logically partitioned data processing system are disclosed for preserving trace data after a partition crash. The logically partitioned data processing system...
6904473 Direct memory access controller and method of filtering data during data transfer from a source memory to a destination memory  
A direct memory access controller includes a source memory controller for controlling a source memory, a destination bus controller for controlling the transfer of data to a destination memory, a...
6898736 Dynamic sizing logic for dump list generation  
An improved process for executing a dump is provided. The iteration loops are made “smart” by allowing them to determine how big the arrays are on the fly and adjust their behavior accordingly....
6889311 Pipeline stage single cycle sliding alignment correction of memory read data with integrated data reordering for load and store instructions  
Trace data is aligned in a processor having an instruction pipeline by delaying write data and read data a predetermined number of clock cycles, selectively swapping both most significant write...
6880113 Conditional hardware scan dump data capture  
A computer for implementing a method for conditionally capturing hardware scan dump data to minimize the reboot recovery time employs a service processor operable to detect a failure of another...
6880119 Method for supervising parallel processes  
The present invention relates to a method of supervising parallel processors in a data system that comprises a first system CP-A and a second system CP-B. The method comprises the steps of:...
6877114 On-chip instrumentation  
An electronic control unit (ECU) includes a central processing unit (CPU), a non-volatile memory bank, a volatile memory bank and a state machine. The state machine is in communication with the...
6877113 Break determining circuit for a debugging support unit in a semiconductor integrated circuit  
A semiconductor integrated circuit including a debugging support unit and a buffer memory for temporarily storing trace data, the debugging support unit comprising a break detection member that...
6874105 Operation graph based event monitoring system  
A non-obtrusive activity monitor is proposed for advantageously monitoring and tracing disjunct, concurrent computer system operations in heavily queued computer systems. For each traced and...
6865692 Enterprise test system having program flow recording and playback  
An enterprise test system includes a plurality of probes inserted at various locations in the enterprise system for recording data from system components during teach mode. During playback mode,...
6862688 Fault handling system and fault handling method  
A fault handling system which detects a fault occurred in an information processing system, and performs fault handling processing corresponding to the detected fault in order to recover from the...
6859891 Apparatus and method for shadowing processor information  
An microcomputer is provided including a processor and a debug circuit including a dedicated link which transfers information between the processor and debug circuit to support debugging...
6842870 Method and apparatus for filtering error logs in a logically partitioned data processing system  
A method, apparatus, and computer implemented instructions for reporting errors to a plurality of partitions. Responsive to detecting an error log, an error type for the error log is identified....
6839869 Trace control circuit for tracing CPU operation in real time  
A trace control circuit includes a branch event generation circuit 1 having an address abbreviation information generation circuit 8 for detecting a portion in which a branch-source address and a...
6834365 Integrated real-time data tracing with low pin count output  
An integrated circuit real-time data tracing apparatus for analyzing microprocessor based computer systems for monitoring, in real-time, parameters sufficient to define the load and store...
6834364 Algorithmically programmable memory tester with breakpoint trigger, error jamming and 'scope mode that memorizes target sequences  
A trigger signal for a memory tester uses a (breakpoint) trigger qualified according to what part of the test program is being executed. The qualified breakpoint trigger can be delayed before...
6832342 Method and apparatus for reducing hardware scan dump data  
A method, apparatus, and computer implemented instructions for processing an error in a multiprocessor data processing system. An error is detected within the data processing system. A chip,...
6826747 System and method for tracing program instructions before and after a trace triggering event within a processor  
A system and method for tracing program code within a processor having an embedded cache memory. The non-invasive tracing technique minimizes the need for trace information to be broadcast...
6820222 Apparatus and method for processor power measurement in a digital signal processor using trace data and simulation techniques  
In order to measure the power consumed by a central processing unit during execution of a software program, the trace components are used to determine the input signals and the output signals and...
6820213 Fault-tolerant computer system with voter delay buffer  
A fault-tolerant computer system includes first and second central processing units (CPUs) producing essentially identical data output streams, a voter delay buffer having a first FIFO buffer and...
6819327 Signature analysis registers for testing a computer graphics system  
A signature capture and analysis system suitable for use in a high performance computer graphics system is described. The system employs a distributed network of signature analysis registers...
6816989 Method and apparatus for efficiently managing bandwidth of a debug data output port or buffer  
An output port for an integrated circuit includes a bandwidth manager for assisting in the off-loading of internal state data during debug periods. The bandwidth manager operates to take internal...
6813732 Trace circuit  
A trace circuit includes the event control circuit and two trace buffer memories. The event control circuit receives data on a control bus, an address bus, and data a bus and stores the data...
6802031 Method and apparatus for increasing the effectiveness of system debug and analysis  
A trace array for recording states of signals includes N-storage locations for k trace signals. In the write mode, an address generator combines the outputs of an event signal counter and a cycle...
6802032 Method and apparatus for performing system diagnostics on a cable modem termination system using a hand held computing device  
The present invention provides a method for testing and diagnosing a cable modem termination system, using a hand-held computing device. The hand-held computing device establishes a connection...
6802054 Generation of runtime execution traces of applications and associated problem determination  
A computer system for generating and analyzing application trace data includes a monitor for launching Java language virtual machines using the Java Platform Debug Architecture to enable the...
6792564 Standardized format for reporting error events occurring within logically partitioned multiprocessing systems  
A method, system, and product in a computer system are described for reporting error events which occur within the computer system. The computer system includes multiple logical partitions. Each...
6789216 Platform independent memory image analysis architecture for debugging a computer program  
A platform independent analysis architecture analyzes memory images for computer programs. The analysis architecture is platform independent in that it is not tied to a particular version of a...
6775826 System and method for replaying workload data in a data storage environment  
This invention is a system and method for replaying workload data that may be accessed in a data storage environment and then replayed for testing or other reasons. The invention has the...
6772207 System and method for managing fibre channel switching devices  
A system for remotely managing a device over a network comprises a data sampling engine, for receiving new data from the device, the new data corresponding to a component module of the device; a...
6769079 System and method for logging messages in an embedded computer system  
A logging system which accepts logged messages concurrently from any number of parts of the application software. Each message is written to a message queue and then read and passed to a message...
6766511 Apparatus and method for performing symbolic resolution of modules using static representations of a trace  
An apparatus and method for cataloging symbolic data for use in performance analysis of computer programs is provided. The apparatus and method stores symbolic data for loaded modules during or...