Matches 1 - 50 out of 395 1 2 3 4 5 6 7 8 >


Match Document Document Title
9037911 Debug state machines and methods of their operation  
Embodiments include methods for performing various operations in a computing system that includes an electronic module and a debug circuit. The method includes programming the debug circuit to...
8984355 Efficiency of compression of data pages  
A technique for controlling scan access of multiple scan devices (including or more slave scan devices and a master scan device) to a scan chain includes sending, by a requesting slave scan device...
8984327 State machine controlled dynamic distributed computing  
A computer readable storage medium with executable instructions specifies the execution of a state machine operating across a set of computing nodes in a distributed computing system. The...
8972808 Controlling scan access to a scan chain  
A technique for controlling scan access of multiple scan devices (including or more slave scan devices and a master scan device) to a scan chain includes sending, by a requesting slave scan device...
8972784 Method and device for testing a system comprising at least a plurality of software units that can be executed simultaneously  
A programmable operating time period of at least one software unit is changed to a settable operating time period. Furthermore, a testing system for validating the system and for setting the at...
8966315 System-directed checkpointing implementation using a hypervisor layer  
While system-directed checkpointing can be implemented in various ways, for example by adding checkpointing support in the memory controller or in the operating system in otherwise standard...
8943365 Computer program product for handling communication link problems between a first communication means and a second communication means  
A computer program product for handling communication link problems between a first communication means and a second communication means. Data signals, control signals and/or error information are...
8935574 Correlating traces in a computing system  
An apparatus, processor, and method for synchronizing trace data. A processor includes multiple cores, and each core operates at a different local clock frequency. A global clock is distributed to...
8874965 Controlling program code execution shared among a plurality of processors  
The present invention enables program codes to be shared among processors 211. To prevent the debug operation of one processor 211 from affecting the debug operation of the other processors 211,...
8856377 Field communication test device and field communication test system using the same  
A field communication test device is provided on a field bus, to which a plurality of field equipments are connected, and also connected to a debug network to apply a communication test to...
8856587 Control of interrupt generation for cache  
A data processing device includes a cache having a plurality of cache lines. Each cache line has a lockout state that indicates whether an error has been detected for data accessed at the cache...
8839038 Diagnosing code using single step execution  
A method and apparatus for controlling a processor to execute in a single step mode such that a single instruction from the instruction stream is executed, the processor determines if the single...
8799715 System on a chip (SOC) debug controllability  
In one embodiment, an SOC includes multiple components including a CPU complex and one or more non-CPU components such as peripheral interface controllers, memory controllers, media components,...
8799700 Providing fault-tolerant spread spectrum clock signals in a system  
To provide fault-tolerant, spread spectrum clock signals, a plurality of processing modules having respective spread spectrum control circuits are provided. Clock signals of redundant clock...
8799545 Restoring stability to an unstable bus  
A method for restoring stability to an unstable bus includes cycling a clock of the bus a number of times, transmitting a stop bit, cycling a clock line of the bus at least one time and...
8793536 Test and measurement instrument with auto-sync for bit-error detection  
Embodiments of the invention include methods, apparatuses, and systems for automatically identifying a synchronization sub-pattern associated with a test pattern. A test and measurement instrument...
8762955 Event management in a non-stop debugging environment  
Event management in a non-stop debugging environment that includes a debugger configured to debug a debuggee, the debuggee including a number of threads of execution, where encountering an event...
8762954 Event management in a non-stop debugging environment  
Event management in a non-stop debugging environment that includes a debugger configured to debug a debuggee, the debuggee including a number of threads of execution, where encountering an event...
8762126 Analyzing simulated operation of a computer  
Analyzing simulated operation of a computer including loading user-defined dynamically linked analysis libraries that each include specifications of events to be traced for analysis, including:...
8726089 System error analysis method and the device using the same  
A system error analysis device which includes a top unit and a storage unit coupled to the top module is mentioned. The storage unit is configured to store each of the input data, each of the...
8725485 Simulation method and simulation apparatus  
A simulation method and apparatus including a restore point setting unit setting restore points in core models for executing threads using parallel processing. The method also includes storing...
8707267 Debugging a computer program by interrupting program execution in response to access of unused I/O port  
A method, computer-readable medium, and apparatus for debugging a computer program utilizing breakpoints triggered by accessing a rarely used or unused I/O port is provided. Rarely used or unused...
8701094 Event management in a non-stop debugging environment  
Event management in a non-stop debugging environment that includes a debugger configured to debug a multi-threaded debuggee, where encountering an event by one of the threads stops execution of...
8701093 Event management in a non-stop debugging environment  
Event management in a non-stop debugging environment that includes a debugger configured to debug a multi-threaded debuggee, where encountering an event by one of the threads stops execution of...
8700956 Microcomputer  
A debug circuit of a microcomputer, providing an on-chip debug function, is provided as a measurement permission circuit for outputting a measurement permission signal to a timer that measures, as...
8677186 Debugging in data parallel computations  
The debugging of a program in a data parallel environment. A connection is established between a debugging module and a process of the data parallel environment. The connection causes the data...
8656221 System on chip breakpoint methodology  
A system-on-chip (SoC) with a debugging methodology. The system-on-chip (SoC) includes a central processing unit (CPU) and multiple computing elements connected to the CPU. The CPU is configured...
8645762 Queue freeze on protocol error  
A method and apparatus for retrieving a state of a processor at a time at which failure is detected. More specifically, the detection of one or more protocol errors results in the halting of...
8635603 Handling debugger breakpoints in a shared instruction system  
A debugger debugs processes that execute shared instructions so a breakpoint set for one process will not cause a breakpoint to occur in the other processes. A breakpoint is set by recording the...
8615685 System and method for detecting errors occurring in computing device  
A system and method detects errors occurring in a computing device. The computing device includes a central processing unit (CPU) and a memory. The method sets an interruption tag for the...
8583962 Method, device, computer program product and data processing program for handling communication link problems between a first communication means and a second communication means  
A method for handling communication link problems between a first communication means and a second communication means. Data signals, control signals and/or error information are transferred...
8566645 Debug state machine and processor including the same  
A processor or an integrated circuit chip including a debug state machine (DSM) that allows for programming complex triggering sequences for flexible and efficient debug visibility is disclosed....
8504875 Debugging module to load error decoding logic from firmware and to execute logic in response to an error  
A computing device includes a processor, firmware, a hardware component, and a debugging module. The firmware stores error decoding logic particular to the computing device. The hardware component...
8489943 Protocol sequence generator  
A system for generating test signals to test characteristics of input-output (IO) cells includes a memory and a processor coupled together through an integrated circuit (IC) chip. The IC chip...
8447554 System, method and computer program for remotely testing system components over a network  
The invention is a turn-key, modular platform, including software and hardware, for testing physical system components such as motors remotely over the Internet. The system allows remote customers...
8448147 Heterogenic Coverage Analysis  
A coverage analysis tool may determine coverage in respect to heterogeneous coverage tasks associated with different hierarchy levels of a tasks hierarchy. The coverage analysis tool may...
8438436 Secure design-for-test scan chains  
A method of securing a design-for-test scan chain within a programmable integrated circuit device (IC) can include placing the programmable IC in an operational mode and responsive to a request to...
8438442 Method and apparatus for testing a data processing system  
A method of testing a processing includes performing a test of at least one logic block of a processor of a data processing system; receiving an interrupt; stopping the performing the test for the...
8429622 Business process debugger with parallel-step debug operation  
A system for enabling a developer to concurrently debug parallel activities in a business process or workflow, or other software process. A production server includes a business process, which...
8423997 System and method of controlling virtual machine  
According to an aspect of the embodiment, a host virtual machine operated on the CPU controls the virtual machine system and a guest virtual machine, and has save information of system information...
8421275 Apparatus for providing zero standby power control in an appliance  
An apparatus is provided that includes first and second switches in line between an appliance and terminals of the appliance that are connectable to a power source. The first switched is...
8386594 Network controller circuitry to initiate, at least in part, one or more checkpoints  
An embodiment may include network controller circuitry to be included in a first host computer that includes a host processor to execute an operating system environment. The circuitry may...
8381040 Relocatable interrupt handler for test generation and execution  
A relocatable interrupt handler for use in test generation and execution. A method for executing test code includes executing a test code block that includes a plurality of test instructions. The...
8352794 Control of clock gating  
Clock signal control circuitry is disclosed along with a method for switching a clock between modes and a computer program product. The clock signal control circuitry is for receiving a clock...
8312309 Technique for promoting determinism among multiple clock domains  
A technique to promote determinism among multiple clocking domains within a computer system or integrated circuit, In one embodiment, one or more execution units are placed in a deterministic...
8286031 Highly reliable storage system and internal network thereof  
The disk controller has a plurality of channel control units, a plurality of cache memories, a plurality of disk control units, and a plurality of internal switch units. Each channel control unit...
8265917 Co-simulation synchronization interface for IC modeling  
A high-level integrated circuit (“IC”) modeling system (400) includes a first co-simulator (418) modeling a first portion of an IC system and a second co-simulator (419) modeling a second portion...
8250411 Diagnostic context construction and comparison  
A data processing system 1 has a processor core 2 which is programmable to act as one of a plurality of virtual machines each identified by a virtual machine identifier, each virtual machine...
8234420 Method, system, and apparatus for communicating using multiple controllers  
Operating a control system includes repeatedly transmitting a first interrupt to at least one interface unit by a first controller of a plurality of controllers, wherein the first interrupt is...
8229727 System and method for incorporating design behavior and external stimulus in microprocessor emulation model feedback using a shared memory  
A system and method for incorporating design behavior and external stimulus in microdevice model feedback using a shared memory is presented. The invention describe herein uses the attached memory...

Matches 1 - 50 out of 395 1 2 3 4 5 6 7 8 >