|
Match
|
Document |
Document Title |
|
|
7627771 |
Clock control hierarchy for integrated microprocessors and systems-on-a-chip
A clock control hierarchy is provided that is comprised of synchronous and asynchronous hold request signals that are used to start and stop functional units of a chip. Pervasive logic is provided...
|
|
|
7620830 |
Halt state for protection of hard disk drives in a mobile computing environment
A computer implemented method, apparatus, and computer usable program code for preventing operational shock to a hard disk drive of a mobile computer. An exemplary method includes, responsive to...
|
|
|
7594144 |
Handling fatal computer hardware errors
Methods and apparatus are disclosed for handling fatal computer hardware errors on a computer that include halting data processing operations of the computer upon occurrence of a fatal hardware...
|
|
|
7590912 |
Using a chip as a simulation engine
The chip is placed in self simulation mode. When the trace logic does not have any more data to output it changes the state of the advance signal. The clock generator detects this state change and...
|
|
|
7584381 |
Semiconductor integrated circuit device, debug system, microcomputer, and electronic apparatus
An integrated circuit device including an internal debug module for on-chip debugging while communicating with a pin-saving debug tool and a CPU, the integrated circuit device comprises; a first...
|
|
|
7559060 |
Time-bounded program execution
System and method for performing time-bounded execution of a program. A timed program execution process is initiated, and a timeout process is initiated. A timeout condition is configured in the...
|
|
|
7543185 |
Debug system with event-based virtual processing agents
Some aspects provide determination of a debug event, selection of a controller context based on the determined debug event, and execution of the selected controller context. The debug event may be...
|
|
|
7533302 |
Trace and debug method and system for a processor
A trace and debug method and system for a processor. The method includes the steps: (A) monitoring a program counter (PC); (B) determining if a processor core executes non-successive instruction in...
|
|
|
7530057 |
Program code coverage
Determining code coverage of a computer program is disclosed. In an embodiment, the program is divided into a plurality of code sections, and the program including the plurality of code sections is...
|
|
|
7529983 |
Circuit arrangement and method for supporting and monitoring a microcontroller
A circuit arrangement for supporting and monitoring a microcontroller, which is constructed externally of the microcontroller, comprises a watchdog circuit for monitoring the microcontroller, which...
|
|
|
7523351 |
System and method for providing mutual breakpoint capabilities in computing device
A system having at least one breakpoint generating module and a core processor and method for providing mutual breakpoint capabilities to at least one breakpoint generating module and a core...
|
|
|
7522516 |
Exception handling system for packet processing system
An exception handling system for a packet processing system is described. In this exception handling system, there are several exception handlers. One of the exception handlers is selected based on...
|
|
|
7516364 |
Method for testing network devices using breakpointing
A method for testing a network device having modules for receiving and sending data packets in a network includes generating in the network device at least one internal data structure associated...
|
|
|
7509533 |
Methods and apparatus for testing functionality of processing devices by isolation and testing
A computerized device having a first processing device, a second processing device, and an interconnection mechanism allowing communication between the first and second processing devices, provides...
|
|
|
7506207 |
Method and system using hardware assistance for continuance of trap mode during or after interruption sequences
A method, system, apparatus, and computer program product is presented for processing instructions. A processor is able to receive multiple types of interruptions while executing instructions, such...
|
|
|
7484141 |
Semiconductor device capable of performing test at actual operating frequency
A semiconductor device includes a CPU core circuit, a bus connected to the CPU core circuit, and a memory BIST circuit configured to perform a memory test in response to an instruction supplied...
|
|
|
7484069 |
Watchpointing unaligned data accesses
A data processing system incorporating watchpoint registers is provided. The memory accesses to be detected may be unaligned memory accesses. The watchpoint may operate in a normal mode and also in...
|
|
|
7480833 |
Method and system for performing a hardware trace
Methods and systems for pre-detecting a hardware hang in a processor. The methods comprise maintaining a count of a number of cycles in a predefined time interval without an instruction being...
|
|
|
7475287 |
System and method for remotely controlling a debugging unit
A system and method for remotely controlling a debugging unit, which can easily and accurately control the debugging unit in real time from a remote location regardless without data loss are...
|
|
|
7472323 |
Mechanism to stop instruction execution at a microprocessor
A method and apparatus for stopping the internal clock of a microprocessor synchronously with the execution of an instruction is provided. A stop instruction is placed in a sequence of instructions...
|
|
|
7457988 |
Electronic control system and method having microcomputer monitoring prohibiting function
An electronic control system has a microcomputer monitoring section and an output controlling section. A microcomputer is prohibited from controlling control objects of a vehicle by a control...
|
|
|
7447946 |
Storage of trace data within a data processing apparatus
The present invention provides a data processing apparatus and method for storing trace data. The data processing apparatus comprises a bus operable to interconnect a number of master devices and...
|
|
|
7444570 |
Apparatus and method for controlling frequency of an I/O clock for an integrated circuit during test
A test system including a device under test (DUT) and a tester, where the DUT includes I/O interface logic and a clock circuit. The clock circuit includes a core clock circuit, a pad clock circuit,...
|
|
|
7428727 |
Debugging techniques in a multithreaded environment
A system for debugging targets using various techniques, some of which are particularly useful in a multithread environment. These techniques include implementing breakpoints using out-of-line...
|
|
|
7424644 |
Method and system for recovering data from a hung application
An application is associated with a main thread that is running on an operating system. A secondary thread monitors the main thread to determine whether the application is in a hang state. A ghost...
|
|
|
7421384 |
Semiconductor integrated circuit device and microcomputer development supporting device
During software development, a multichip module is used which encloses a target chip and a development chip in one package. A CPU of the development chip fetches instructions from a flash memory in...
|
|
|
7418630 |
Method and apparatus for computer system diagnostics using safepoints
A method for safepointing a system that includes receiving a stop command by an executing thread from a master, wherein the executing thread executes an operating system, continuing execution of...
|
|
|
7412624 |
Methods and apparatus for debugging a system with a hung data bus
Methods and apparatus are provided to facilitate debugging of a system with a hung data bus. A register scan chain is used to read data from logic blocks of the hung system. The scan chain is also...
|
|
|
7406625 |
Protecting a code range in a program from breakpoints
A method, apparatus, system, and signal-bearing medium that, in an embodiment, prohibit breakpoints from being set within a protected range. In an embodiment, a protected range may be an atomic...
|
|
|
7404106 |
Apparatus and method for reporting program halts in an unprotected pipeline at non-interruptible points in code execution
In a target processor having a non-protected pipeline, the execution code is typically provided with interruptible code portions and with non-interruptible code portions. The non-interruptible code...
|
|
|
7383540 |
Altering execution flow of a computer program
A debugger alters the execution flow of a child computer program of the debugger at runtime by inserting jump statements determined by the insertion of breakpoint instructions. Breakpoints are used...
|
|
|
7383470 |
Method, system, and apparatus for identifying unresponsive portions of a computer program
A method, system, and apparatus are provided for identifying unresponsive portions of a computer program. According to the method, program code that can potentially result in unresponsive behavior...
|
|
|
7363544 |
Program debug method and apparatus
The present invention provides for an apparatus employed to debug a program operating in a supplemental processor when the processor's registers are not readable directly by the debugging operation...
|
|
|
7360117 |
In-circuit emulation debugger and method of operation thereof
An in-circuit emulation debugger and method of operating an in-circuit emulation debugger to test a digital signal processor (DSP). In one embodiment, the in-circuit emulation debugger includes:...
|
|
|
7356735 |
Providing support for single stepping a virtual machine in a virtual machine environment
Methods and systems to provide support for single stepping a virtual machine in a virtual machine environment are disclosed. An exemplary method may include receiving a request to transition...
|
|
|
7356455 |
Optimized interface for simulation and visualization data transfer between an emulation system and a simulator
An optimized interface for simulation and visualization data transfer between an emulation system and simulator is disclosed. In one embodiment, a method of transferring data between a simulator to...
|
|
|
7343521 |
Method and apparatus to preserve trace data
A method, apparatus, and computer instructions for processing trace data in a logical partitioned data processing system. A partition causing an exception is identified in response to detecting the...
|
|
|
7334161 |
Breakpoint logic unit, debug logic and breakpoint method for a data processing apparatus
The present invention provides a breakpoint logic unit, debug logic and breakpoint method for a data processing apparatus. The breakpoint logic unit comprises a value storage operable to store data...
|
|
|
7313731 |
Systems and methods for identifying erroneous transactions
Disclosed are systems and methods for identifying erroneous transactions. In one embodiment, a system and a method pertain to monitoring an interface, determining information related to termination...
|
|
|
7305588 |
Testing the interrupt sources of a microprocessor
A method of testing the interrupt sources of a microprocessor having a number of interrupts which are each operable to execute an interrupt service routine when enabled, each interrupt having a...
|
|
|
7296185 |
Device for debugging and method thereof
A debugging device and method are provided, including a central processing unit (CPU) connected to a chipset with a system management interrupt pin. The debugging method includes sending out a...
|
|
|
7296165 |
Method for power down interrupt in a data modem
An improved data modem (IDM) and method includes a communication processor module, a mass storage module, a power converter module, and one or more DSP modules. The communication processor module...
|
|
|
7290201 |
Scheme for eliminating the effects of duty cycle asymmetry in clock-forwarded double data rate interface applications
A clock management system receives an input clock signal having rising edges and falling edges, a first set of data values associated with the rising edges of the input clock signal, and a second...
|
|
|
7290175 |
Forcing a memory dump for computer system diagnosis
Diagnostic memory images are obtained from a computer system when a system freezes or fails to take a memory dump when otherwise needed. A computer system provides an improved mechanism for...
|
|
|
7281240 |
Mechanism for lossless, lock-free buffer switching in an arbitrary-context tracing framework
A method for tracing on a processor including executing an executing control block on the processor to obtain data, wherein an interrupt on the processor is disabled prior to executing the...
|
|
|
7281186 |
Error/status information management
A method and apparatus for managing error/status information generated in the demultiplexing, processing, and handling of data packets from a video transport stream. Error/status information is...
|
|
|
7269758 |
Method and system for identifying runaway software agents
A method and system for identifying runaway software agents operating in a computer system is disclosed. An operating window is defined for an agent. The operating window specifies the maximum...
|
|
|
7257805 |
Restoring debugging breakpoints subsequent to program code modifications
A debugger provides a user with the ability to trace through the user's program to detect one or more errors. The debugger steps through the program until it reaches a breakpoint set at a selected...
|
|
|
7249285 |
Address watch breakpoints in a hardware synchronization range
A method, apparatus, system, and signal-bearing medium that in an embodiment determine whether an instruction at which an address watch breakpoint occurs is within a hardware synchronization...
|
|
|
7237151 |
Apparatus and method for trace stream identification of a processor reset
When a RESET signal is generated in a target processor during a test procedure, a reset sync marker is generated in a program counter trace stream. The reset sync marker includes a plurality of...
|