|
Match
|
Document |
Document Title |
|
|
7281161 |
Communications network with analysis of detected line faults for determining nodes as probable fault sources
A fault management system for an access network forms part of a communications network. In the access network, terminating lines in the form of pairs of wires extend from a local switch through a...
|
|
|
7278056 |
Methods, systems, and media for management of functional verification
Methods, systems and media for management of functional verification of a system are disclosed. One embodiment may be directed to methods, systems and media for management of functional...
|
|
|
7266490 |
Apparatus and method for connecting hardware to a circuit simulation
A system and method is described for connecting a logic circuit simulation to a hardware peripheral that includes a computer running software for communicating data to and from the hardware...
|
|
|
7249284 |
Complex system serviceability design evaluation method and apparatus
A technique is provided for designing and evaluating service models for components, functions, subsystems and field replaceable units in a complex machine system. At a component or item level, each...
|
|
|
7249285 |
Address watch breakpoints in a hardware synchronization range
A method, apparatus, system, and signal-bearing medium that in an embodiment determine whether an instruction at which an address watch breakpoint occurs is within a hardware synchronization...
|
|
|
7243268 |
Sequential coordination of test execution and dynamic data
An apparatus having: an agent; and a first test session servlet running on the agent, receiving a test description in a predetermined format from a caller, threading a first test session that...
|
|
|
7240243 |
System and method for facilitating programmable coverage domains for a testcase generator
The invention relates to a system and method for facilitating programmable coverage domains for test case generation, feedback, and measurement. The system comprises a domain definition input file;...
|
|
|
7231553 |
System and method for testing computing devices
An automated system for improving the testing of computer devices designed for coupling with docking devices. A plurality of networked computing devices that are individually connected to a...
|
|
|
7222264 |
Debug system and method having simultaneous breakpoint setting
A processor code debugger method and system enables the setting at one time of breakpoints corresponding to a given line of source code associated with an instruction in multiple processing engines.
|
|
|
7219314 |
Application-specific methods for testing molectronic or nanoscale devices
Described are methods for implementing customer designs in programmable logic devices (PLDs). The defect tolerance of these methods makes them particularly useful with the adoption of...
|
|
|
7216258 |
Method and apparatus for recovering from a non-fatal fault during background operations
A method and apparatus for reinitializing firmware in the event of a fault in a storage area network comprising at least one storage controller having programmable memory and RAM, said at least one...
|
|
|
7213170 |
Opportunistic CPU functional testing with hardware compare
One embodiment disclosed relates to a method of providing CPU functional testing. Operations are executed on multiple functional units of a same type in the CPU. The outputs of the multiple...
|
|
|
7213146 |
System and method for establishing security profiles of computers
A computer system enables a user to define the system's security profile while automatically detecting whether the security profile being defined creates data hazards for the computer system. To...
|
|
|
7210065 |
Methods and structure for testing responses from SAS device controllers or expanders
Improved methods and structures for testing of SAS components, in situ, in a SAS domain. A first SAS component is adapted to generate stimuli such as error conditions to elicit a response to the...
|
|
|
7206732 |
C-API instrumentation for HDL models
A method and system for instrumenting testcase execution processing of a hardware description language (HDL) model using a simulation control program. In accordance with the method of the present...
|
|
|
7203881 |
System and method for simulating system operation
One embodiment of the invention provides a method for simulating the operation of a system. The method includes providing a fault tree representation of the system. The fault tree defines a set of...
|
|
|
7203633 |
Method and system for selectively storing and retrieving simulation data utilizing keywords
Disclosed herein is a method of storing data results of simulation processing of a hardware description language (HDL) model based upon keywords. In accordance with the method, result data obtained...
|
|
|
7200542 |
Method and apparatus for biased identification of potential data sharing locations
A method for identifying predictable data sharing locations includes generating a testcase thread of code, creating a list of data lines used by the generated testcase thread of code, and...
|
|
|
7194400 |
Method and system for reducing storage and transmission requirements for simulation results
A simulation control program receives a hardware description language (HDL) model including design entities and count event registers. Each count event registers is associated with a respective...
|
|
|
7194401 |
Configuration for in-circuit emulation of a program-controlled unit
A configuration contains a test unit that, during emulation, replaces a program-controlled unit that is used in normal operation of the system containing the program-controlled unit. The test unit...
|
|
|
7191361 |
System and method enabling asynchronous execution of a test executive subsequence
A system and method for asynchronous execution of a test executive subsequence. A first test executive sequence (calling sequence) may be created and configured to asynchronously call a second test...
|
|
|
7191326 |
Method and apparatus for making and using test verbs
A computerized method and system for testing a function of an information-processing system. This includes providing an architecture having a set of test commands, the test commands including a set...
|
|
|
7191362 |
Parsing test results having diverse formats
An invention is disclosed for providing methods for parsing test results having diverse formats. Test results from executed test suites are identified. Test result formats of the test results are...
|
|
|
7181652 |
System and method for detecting and isolating certain code in a simulated environment
A system and method for detecting and isolating a code portion of a program code thread in a simulator environment wherein the code portion is operable to modify a simulated register object.
|
|
|
7162674 |
Apparatus for selecting test patterns for logic circuit, computer implemented method for selecting test patterns, and computer program product for controlling a computer system so as to select test patterns
An apparatus for selecting test patterns in accordance with an embodiment of the present invention has a first test pattern selecting module configured to define selected test patterns and...
|
|
|
7159145 |
Built-in self test system and method
External test equipment is used to simulate an internal BIST test, thus enabling the capture or generation of detailed test results. By simulating the BIST test sequence in real time during the...
|
|
|
7139676 |
Revising a test suite using diagnostic efficacy evaluation
A method and a system evaluate an efficacy of a test suite in a model-based diagnostic testing system to determine a revision of the test suite. The evaluation comprises suggesting a test to be...
|
|
|
7120829 |
Failure propagation path estimate system
The present invention provides a technique relating to a failure propagation path estimate system which can realize an estimate process by adding the measurement result to the failure location...
|
|
|
7117394 |
Built-in self-test circuit
A built-in self-test (BIST) circuit is configured to divide data output bits of a RAM macro into a plurality of groups each consisting of 2 bits, and provide a 1-bit comparator of a signature...
|
|
|
7110930 |
Integrated circuit and package modeling
A method, system and program product for creating a simplified equivalent model for an IC that can be used for detailed analysis. The equivalent model takes into consideration the effects of all...
|
|
|
7103803 |
Method for verification of command processing in a computer system design having a multiple priority command queue
A method for verification of multiple priority command processing, including: inputting over time, multiple simulated requests into a simulation model of the computer system, each request having a...
|
|
|
7096443 |
Method for determining the critical path of an integrated circuit
A method of determining the critical path of a circuit includes first determining the paths, their mean path transit times and their path transit time fluctuations. Paths having similar statistical...
|
|
|
7096384 |
Fault simulator for verifying reliability of test pattern
A fault simulator includes a circuit identifying section that selects, as fault generation points, circuit components subjected to a simulation from timing simulation results obtained by a static...
|
|
|
7096385 |
Method and system for testing a microprocessor
A method and system for testing a microprocessor. The method includes executing debug application software on an external device, downloading diagnostic program instructions from the external...
|
|
|
7085964 |
Dynamic test program generator for VLIW simulation
A method for functional verification of a design for a parallel processing device includes receiving a sequence of single instructions from a dynamic test program generator, and assembling a...
|
|
|
7073107 |
Adaptive defect based testing
A method of testing integrated circuits. Each of the integrated circuits is tested with a first test at a first level of testing at a preceding testing step in a fabrication cycle of the integrated...
|
|
|
7073093 |
Helpdesk system and method
A remote central helpdesk for a plurality of POS appliances includes a diagnostics engine which, on input of a reported problem, executes a series of manual and automated queries in a sequence...
|
|
|
7069479 |
Method and apparatus for obtaining diagnostic data for a device attached to a computer system
A peripheral device (which is preferably a disk drive) can automatically collect trace data upon detecting certain error conditions. The peripheral device has the ability to selectively alter the...
|
|
|
7065676 |
Multi-threaded memory management test system with feedback to adjust input parameters in response to performance
A system and method for testing memory management functions of a data processing system. A controller is configured to start and monitor progress of one or more programs, and each of the one or...
|
|
|
7054802 |
Hardware-assisted design verification system using a packet-based protocol logic synthesized for efficient data loading and unloading
A system is provided to increase the accessibility of registers and memories in a user's design undergoing functional verification in a hardware-assisted design verification system. A packet-based...
|
|
|
7055067 |
System for creating, storing, and using customizable software test procedures
A system and method for software test is disclosed that allows user management and adaptation of test procedures and the resulting test data. In an embodiment, the system and method provide a...
|
|
|
7051239 |
Method and apparatus for efficiently implementing trace and/or logic analysis mechanisms on a processor chip
A system is disclosed in which an on-chip logic analyzer (OCLA) is included in an integrated circuit, such as a microprocessor. During debug modes, one or more sets of an on-chip cache memory are...
|
|
|
7050934 |
Method of weighted combination specs for enhanced manufacturing yield
Embodiments of the invention provide methods for enhancing the downstream product yield without significantly affecting the yield of components from which downstream products are made or enhancing...
|
|
|
7036063 |
Generalized fault model for defects and circuit marginalities
A generalized fault model. For one aspect, extracted faults may be modeled using a fault model in which at least one of the following is specified: multiple fault atoms, two or more impact...
|
|
|
7032133 |
Method and system for testing a computing arrangement
A method and apparatus for testing a computing arrangement. In various embodiments, a plurality of parameter definitions are established, including a static-value parameter and a dynamic-value...
|
|
|
7024322 |
Dynamic waveform resource management
A dynamic waveform manager and an application policy are provided to an electronic device that executes an application requiring the use of waveforms accessed from a waveform table characterized by...
|
|
|
7024600 |
Diagnosis of data transfer faults using constraints
Method for diagnosing faults in a system under test (SUT) are provided. A representative method includes identifying at least some portions of the data transmission paths of the SUT capable of...
|
|
|
6996732 |
Method of and apparatus for achieving “watch dog” functions in microcontrollers and microcomputers and the like, required to shut down for extended periods of time for energy-conservation purposes
A watchdog timer circuit modified to operate during periods of microcomputer shut-down or sleeping, as for energy conservation purposes, controlled by an independent external rectangular-wave...
|
|
|
6973422 |
Method and apparatus for modeling and circuits with asynchronous behavior
A netlist model of a physical circuit is provided. The netlist model includes a virtual delay element, wherein the virtual delay element is coupled to an asynchronous circuit element.
|
|
|
6961871 |
Method, system and program product for testing and/or diagnosing circuits using embedded test controller access data
A software and hardware system and an associated methodology provides ATE-independent go/no-go testing as well as advanced failure diagnosis of integrated circuits for silicon debug, process...
|