|
Match
|
Document |
Document Title |
|
|
6282592 |
Method and apparatus for high-speed data transmission bus entrainment
The present invention relates to a control device, for use on an electronic circuit board, to perform high-speed data transmission bus entrainment. The control device includes a signal processing...
|
|
|
6279123 |
System for viewing and monitoring embedded processor operation
A system for viewing and monitoring the operation of an embedded processor in which a single computer program, e.g., a Microsoft C/C++3 program, is used to test the scan chain, check the link to...
|
|
|
6279089 |
Defective data site management through a shared defect management table
A method of managing defective data sites on a hard disk drive through a shared defect table. The method writes both skip type entries and vector type entries to the defect table. Skip type entries...
|
|
|
6279103 |
Method and device for providing an instruction trace from an on-chip CPU using control signals from the CPU
There is disclosed a single chip integrated circuit device comprising an instruction trace controller operable to monitor an address in memory of instructions to be executed by an on-chip CPU. The...
|
|
|
6263454 |
Storage system
The present invention relates to storage systems for computer data and relates particularly to diagnosis of errors and status monitoring of such a system. The invention provides a system for...
|
|
|
6253163 |
Portable object reader terminal and process for self-diagnosis and supervision of same
|
|
|
6247119 |
Apparatus having a flattener for outputting aligned or unaligned information from an instruction execution pipeline
An integrated circuit (12) includes a processor (17) having an instruction execution pipeline (22). The pipeline has a plurality of successive stages (26-42) which correspond to respective...
|
|
|
6247125 |
Processor with specialized handling of repetitive operations
A processor that includes an instruction extraction stage, an instruction register, an instruction decoder, a first multiplexer that supplies the instruction register, and an autonomous counter...
|
|
|
6237112 |
SCSI device available for breakdown prediction and self-examination and a method thereof
A SCSI device available for breakdown prediction and self-examination or a breakdown prediction and self-examination method by this device which increases the overall system performance through...
|
|
|
6237113 |
Method of initializing a control unit connected to a diagnostic bus
A method of initializing a control unit connected to a diagnostic bus by a trigger word using signals on the diagnostic bus over the RXD line of a microcontroller having a port register and a...
|
|
|
6237123 |
Built-in self-test controlled by a token network and method
This invention relates to a token passing network, called a Universal BIST Scheduler (UBS), and a method for scheduling BISTed memory elements based on: executing BIST in multiple stages in order...
|
|
|
6233509 |
Electronic diagnostic system
A vehicle diagnostic system suitable for coupling to a CAN bus. The system has a connector which is coupled directly to the CAN bus and an analyzer which is coupled to the connector by relatively...
|
|
|
6230119 |
Integrated circuit with embedded emulator and emulation system for use with such an integrated circuit
A data processor is provided in which an embedded emulator communicates with a control emulation system using a serial communications link involving one pin of the data processor package.
|
|
|
6226779 |
Programmable IC with gate array core and boundary scan capability
A mask programmable IC is provided that includes dedicated boundary scan logic in the I/O cells. Valuable core logic resources therefore need not be consumed to implement boundary scan logic. In...
|
|
|
6219811 |
Test circuit and method for interconnect testing of chips
The invention relates to a test circuit, and a test method that provides testing for interconnect capability for chips (100, 110). Each of the chips (100, 110) comprises combinational logic (172,...
|
|
|
6219695 |
Circuits, systems, and methods for communicating computer video output to a remote location
An audiovisual communications configuration comprising an interface (28) for receiving from a computer (10) a video signal output by video circuitry (15) of the computer. In this context, the video...
|
|
|
6219828 |
Method for using two copies of open firmware for self debug capability
A first copy of Open Firmware is loaded into system memory to supply a debug function and a second copy of the same firmware is then loaded to provide functional code which is to be debugged. The...
|
|
|
6216243 |
Permanent failure monitoring in complex systems
Described is a system with a plurality of subsystems, wherein at least one of the plurality of subsystems comprises one or more monitoring points relevant and representative for certain parameters...
|
|
|
6185507 |
Microprocessor, in particular for use in a chip card, with a control unit and with a housing surrounding the control unit
A microprocessor has a control unit with a housing surrounding the control unit. The invention also relates to a chip card having such a microprocessor that is protected against manipulations. At...
|
|
|
6178525 |
Trigger sequencing controller
There is disclosed a single chip integrated circuit device including on-chip functional circuitry and a plurality of diagnostic units connected to monitor the on-chip functional circuitry. The...
|
|
|
6163864 |
Method for cost-effective production testing of input voltage levels of the forwarded clock interface of high performance integrated circuits
A boundary scan based VIH/VIL test scheme for a clock forwarded interface of an IEEE 1149.1 Standard-compliant electronic component is provided. The Standard-compliant component has a test access...
|
|
|
6161199 |
Non-intrusive in-system debugging for a microcontroller with in-system programming capabilities using in-system debugging circuitry and program embedded in-system debugging commands
An in-system debugging (ISD) capability is incorporated into a production microcontroller. The ISD capability is incorporated without the costly addition of any extra pins to read out the data for...
|
|
|
6158033 |
Multiple input signature testing & diagnosis for embedded blocks in integrated circuits
An integrated circuit includes a first circuit module for generating a plurality of digital signals and a second circuit module for receiving the digital signals. A multiple input signature module...
|
|
|
6154857 |
Microprocessor-based device incorporating a cache for capturing software performance profiling data
A processor-based device incorporating an on-chip trace cache and supporting circuitry for providing software performance profiling information. A trigger control register is configured to...
|
|
|
6148279 |
Apparatus for recording and/or reading program history
An integrated circuit, apparatus and method is provided for programming manufacturing information and software program information upon non-volatile storage elements on the integrated circuit. The...
|
|
|
6145104 |
Data processing system external pin connectivity to complex functions
An integrated circuit containing a data processing system with a number of external peripheral pins utilizes the peripheral pins for both testing the corresponding peripherals and for parallel...
|
|
|
6145087 |
Semiconductor integrated device
At the beginning of a test, a selector 22 selects and outputs a test clock CLKt provided by an LSI tester in conformance to a select signal SL. In response, test data are stored in an input data...
|
|
|
6142683 |
Debug interface including data steering between a processor, an input/output port, and a trace logic
A system for debugging a processor includes a data steering circuit for steering commands and data from a debug port and a parallel input/output port. The data steering circuit also directs...
|
|
|
6145123 |
Trace on/off with breakpoint register
An information processing system such as a microprocessor includes a processor core, a debug register circuit and a trace unit. The processor core is for processing information according to a...
|
|
|
6145097 |
Method and apparatus for providing operand feed forward support in a data processing system
The present invention relates in general to a data processing system (10), and more particularly to a method and apparatus for providing operand feed forward support in a data processing system...
|
|
|
6141775 |
Status information collection/control arrangement for communication system
A status information collection/control arrangement for a communication system has an operation processing unit including a plurality of ASICs and a monitoring control unit for monitoring and...
|
|
|
6141790 |
Instructions signature and primary input and primary output extraction within an IEEE 1149.1 compliance checker
A computerized method and system for automatically extracting an IEEE 1149.1 standard design from a netlist and performing compliance checking. The present invention receives the TAP (test access...
|
|
|
6134505 |
Testing analog circuits using sigma-delta modulators
An integrated circuit device has an analog block connected to a sigma-delta modulator. Analog signals from internal nodes in the analog block are fed to the sigma-delta modulator. The sigma-delta...
|
|
|
6128758 |
Modular re-useable bus architecture
A modular reusable bus architecture enhances testability of an integrated computer system in which multiple modules communicate over a system bus. Under the modular reusable bus architecture, the...
|
|
|
6125416 |
Method and device for communicating across a chip boundary including a serial-parallel data packet converter having flow control logic
A single chip integrated circuit device includes a bus system for effecting communication of parallel data on chip, functional circuitry connected to the bus system for executing an operation in...
|
|
|
6122756 |
High availability computer system and methods related thereto
|
|
|
6119246 |
Error collection coordination for software-readable and non-software readable fault isolation registers in a computer system
The present invention provides method and system aspects for performing error data gathering from fault isolation registers of a computer system following a machine check occurrence. A method...
|
|
|
6119256 |
Apparatus for testing a fixed logic value interconnection between integrated circuits
A device which includes a first integrated circuit and a second IC for applying a fixed logic value to an input of the first integrated circuit. A conventional implementation uses pull-up and...
|
|
|
6115763 |
Multi-core chip providing external core access with regular operation function interface and predetermined service operation services interface comprising core interface units and masters interface unit
A data processing system, integrated circuit device, program product, and method thereof utilize a service interface to provide external access to a plurality of cores integrated into an integrated...
|
|
|
6112312 |
Method for generating functional tests for a microprocessor having several operating modes and features
A method is presented for generating functional tests for a microprocessor having several operating modes and features. A test module template file includes a basic set of instructions required to...
|
|
|
6108781 |
Bootstrap processor selection architecture in SMP system
A method is provided for selecting a bootstrap processor from among the processors of a multiprocessor system. Each processor has an identity code and each processor that is eligible to serve as...
|
|
|
6108798 |
Self programmed built in self test
A memory (e.g. , Dynamic Random Access Memory (DRAM)) with self-programmable Built In Self Test (BIST). The DRAM, which may be a DRAM chip, includes a DRAM core, a Microcode or Initial Command ROM,...
|
|
|
6108808 |
Apparatus and method for decoding received signals and localization of errors therein by comparison with aberrant data values
Decoding apparatus for decoding received adaptive differential pulse code modulation data signals which includes unit for quickly detecting errors in the data values in the form of unallocated...
|
|
|
6098182 |
Apparatus for monitoring tests run on a personal computer
A personal computer monitoring device includes a reporting device and a processing unit. The reporting device is adapted to take a fail action responsive to a first signal. The processing unit is...
|
|
|
6094729 |
Debug interface including a compact trace record storage
In-circuit emulation (ICE) and software debug facilities are included in a processor via a debug interface that interfaces a target processor to a host system. The debug interface includes a trace...
|
|
|
6085336 |
Data processing devices, systems and methods with mode driven stops
A data processing device formed in a single semiconductor chip. The data processing device includes an electronic processor, and on-chip peripheral circuitry ordinarily operative together. Further...
|
|
|
6085337 |
Method and system for reliably indicating test results during a self-check operation
A method and system for accurately indicating test results from testing routines of a self-check operation during initialization or reset of the system utilize test result bits in a secure status...
|
|
|
6085334 |
Method and apparatus for testing an integrated memory device
A method of memory array testing that detects defects which are sensitive to environmental conditions. A repair signature is generated reflecting the repair state of the memory. A memory device is...
|
|
|
6081908 |
Test method of one chip micro-computer and one chip micro-computer for conducting the test
When testing internal state of one chip micro-computer having a CPU and a ROM installed in a single package, data D read from the ROM is subjected to non-degenerate conversion using data DT from...
|
|
|
6076177 |
Method and apparatus for testing a circuit module concurrently with a non-volatile memory operation in a multi-module data processing system
Testing of a multi-module data processing system (20) includes performing a functional test on a module (42, 44, 46, 48, 50, 54) concurrently with an erase operation of a non-volatile memory module...
|