|
Match
|
Document |
Document Title |
|
|
6021511 |
Processor
This invention discloses a processor with a plurality of execution units integrated into a chip. The execution unit has an initial failure signal output device which provides an initial failure...
|
|
|
6012149 |
Computer system with polymorphic fault processing
A computer system includes a main processor and a supervisory processor. The main processor provides status signals when a fault condition exists and responds to control signals for fault recovery....
|
|
|
6012114 |
System for preventing software of a computer system from interacting with a connector to avoid data corruption due to surprise removal of a circuit card
A computer system has a connector and a circuit card that is inserted in the connector. A mechanism that is associated with the connector and the card has a state for indicating when the card is...
|
|
|
6006341 |
Bus arrangement related to a magazine
The invention relates to a magazine-related bus arrangement, wherein the magazine includes a backplane (1a) having electric contact fields and means for holding a number of circuit boards having...
|
|
|
6006352 |
Bitstream decoding apparatus with reduced error correction processing and decoding method
A decoding apparatus and a decoding method are capable of minimizing degradation of the quality of images and sounds when a synchronous signal error occurs. The decoding apparatus includes a frame...
|
|
|
5996086 |
Context-based failover architecture for redundant servers
In a redundant server network system, failover services for a failed server are provided by a survivor server belonging to a common failover group. At startup of a local server process running on...
|
|
|
5991517 |
Flash EEprom system with cell by cell programming verification
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in...
|
|
|
5991900 |
Bus controller
A bus controller for a computer system. The controller comprises a monitor for monitoring request signals and response signals between a first component and a second component each connected to a...
|
|
|
5964886 |
Highly available cluster virtual disk system
A cluster implements a virtual disk system that provides each node of the cluster access to each storage device of the cluster. The virtual disk system provides high availability such that a...
|
|
|
5933422 |
Communication network recoverable from link failure using prioritized recovery classes
In a self-healing network, virtual paths between user terminals are classified according to different fault recovery priority levels and communication links are mapped to virtual paths accommodated...
|
|
|
5933592 |
Promoting device level error to raidset level error to restore redundacy in a raid array data storage system
A RAID array includes redundant storage devices. Data is distributed across the storage devices, and organized as slivers of RAID protected data blocks. This redundancy provides for the...
|
|
|
5901279 |
Connection of spares between multiple programmable devices
A method of coupling logic devices using spares. A first logic device is coupled to a second logic device using a first plurality of spares. The first logic device is coupled to a third logic...
|
|
|
5896492 |
Maintaining data coherency between a primary memory controller and a backup memory controller
A fault tolerant memory control system is provided for a computer system having a host processor, a memory and a system interconnect. The memory control system includes a primary memory controller...
|
|
|
5892890 |
Computer system with parallel processor for pixel arithmetic
A pixel processor, for use in conjunction with a color video monitor or an all points addressable color print engine, includes brush logic, mask logic, clip logic, and a multi-pixel logic unit to...
|
|
|
5892893 |
Device for the bus-networked operation of an electronic unit with microcontroller, and its use
A device for bus-networked operation of an electronic unit having microcontroller has a semiconductor circuit which is supplied from a superordinate potential, and is connected between a bus...
|
|
|
5872904 |
Computer system using a master processor to automatically reconfigure faulty switch node that is detected and reported by diagnostic processor without causing communications interruption
A multistage interconnect network (MIN) capable of supporting massive parallel processing, including point-to-point and multicast communications between processor modules (PMs) which are connected...
|
|
|
5867382 |
Generic control systems using a virtual rack module
A Virtual Rack module for a programmable logic controller. The Virtual Rack module comprises a subroutine written using a programming language understandable to the programmable logic controller,...
|
|
|
5864654 |
Systems and methods for fault tolerant information processing
A fault-tolerant management information system includes three or more data management systems (e.g. data base systems) that replicate data. Data access requests resulting from user requests to...
|
|
|
5862396 |
Memory LSI with arithmetic logic processing capability, main memory system using the same, and method of controlling main memory system
In a main memory with arithmetic logic processing capability, k first memories (k is an integer equal to or more than 0) are connected to a memory bus, for storing data. M second memories with...
|
|
|
5852722 |
System and method for automatic configuration of home network computers
A distributed computer network comprising of unconfigured network home client computers, and at least one autoconfiguration server. The network may also include sales servers and local service...
|
|
|
5815647 |
Error recovery by isolation of peripheral components in a data processing system
The present invention provides a computer system which allows a user to identify which one of a plurality of feature cards has issued an error signal. The device issuing the error signal is then...
|
|
|
5790771 |
Apparatus and method for configuring a reconfigurable electronic system having defective resources
An arrangement for configuring a reconfigurable system having a plurality of resources includes a compiler that configures the resources to implement a functional system in accordance with a user...
|
|
|
5784702 |
System and method for dynamically performing resource reconfiguration in a logically partitioned data processing system
A dynamic reconfiguration request for a change in a system's physical configuration is transmitted from a configuration controller to a hypervisor controlling operating systems executing in one or...
|
|
|
5768493 |
Algorithm for fault tolerant routing in benes networks
Benes networks are used in SIMD single instruction multiple data parallel processing systems to provide interprocessor communication. The invention describes an algorithm which will allow these...
|
|
|
5764920 |
System and method for routing administrative data over a telecommunications network to a remote processor
A system and method for routing administrative data over a telecommunications network to a remote processor establishes a connection between a router and the remote processor over a primary link. A...
|
|
|
5765211 |
Segmenting non-volatile memory into logical pages sized to fit groups of commonly erasable data
An electronic component including an electrically erasable non-volatile memory for storing information structured in logical entities that are managed by a memory manager. The memory is segmented...
|
|
|
5761428 |
Method and aparatus for providing agent capability independent from a network node
An improved network node includes a network node autonomy portion and a sentinel autonomy portion. The network node autonomy portion can perform the tasks as a conventional network node. Both the...
|
|
|
5751574 |
Method for loading software in communication systems with non-redundant, decentralized equipment
In a method for loading software in communication systems with non-redundant, decentralized equipment so that the availability of a communication system for the connected subscribers remains...
|
|
|
5745669 |
System and method for recovering PC configurations
A computer utility automatically monitors changes in configuration files stored on the computer hard disk. The recovery tool indicates to the user when changes are detected in the configuration...
|
|
|
5739761 |
Vehicular controller
A vehicle is equipped with an engine control ECU, an anti-lock brake system control ECU, a transmission control ECU and a meter control ECU. Each ECU shares information with the others by...
|
|
|
5727143 |
Fault-tolerant system capable of rapidly recovering a system function when a functional block becomes a faulty block
A fault-tolerant system has a predetermined system function and comprises a plurality of functional blocks. The fault-tolerant system uses selected ones of the functional blocks to construct the...
|
|
|
5712967 |
Method and system for graceful recovery from a fault in peripheral devices using a variety of bus structures
A method and system for resetting a peripheral device which could use a variety of buses have been disclosed. The method and system determine what bus type the peripheral device has. The method and...
|
|
|
5708789 |
Structure to utilize a partially functional cache memory by invalidation of faulty cache memory locations
According to the present invention, when faulty data bits in a cache memory are not repairable through conventional repair means such as row/column redundancy, the faulty bits are made inaccessible...
|
|
|
5692154 |
Circuit for masking a dirty status indication provided by a cache dirty memory under certain conditions so that a cache memory controller properly controls a cache tag memory
Circuitry which corrects a problem in the 82424TX Cache and Dram Controller (CDC) from Intel with the addition of only minor circuitry which can be used externally or internally and which allows...
|
|
|
5671229 |
Flash eeprom system with defect handling
A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in...
|
|
|
5668819 |
Mask control device for LSI tester
A mask control device is disclosed comprising an address generator which generates a random pattern address, a serial pattern address, and a pattern mode signal. Random pattern memories store...
|
|
|
5663950 |
Methods and systems for fault isolation and bypass in a dual ring communication system
An apparatus and method for fault isolation and bypass in a dual ring communication system provides a reconfiguration unit capable of attachment to a dual ring communication system having a...
|
|
|
5655069 |
Apparatus having a plurality of programmable logic processing units for self-repair
An information processing apparatus with programmable function and self-repair function which can deal with multiple troubles the information processing apparatus includes a logic processing unit...
|
|
|
5652908 |
Method and apparatus for establishing communications sessions in a remote resource control environment
A system for providing distributed control of a resource with centralized configuration management. A network of distributed workstations is provided for controlling a resource such as a large...
|
|
|
5640505 |
Operational support structure for a telecommunications network
A support structure for an operational telecommunications network deploys a set of individual technologies and provides a set of services to customers. The support structure is divided into a set...
|
|
|
5638358 |
Protection switching system having impedance matching circuits
In a protection switching system for N working transmission systems and a spare transmission system, first to Nth protection switches (11-1.about.11-n) am provided corresponding respectively to the...
|
|
|
5623643 |
Telecommunication system with improved reconfiguration flexibility having first and second communication modules where new operating system is tested with isolated second communication modules
A second set of telecommunication devices is arranged to substantially mirror a first set of telecommunication devices in order to provide redundancy. First and second computer modules are...
|
|
|
5615370 |
Computer system with automatic degradation/initialization function
A computer system is provided which is equipped with a plurality of CPUs and has an automatic degradation/initialization function, wherein even if fault occurs in any of the CPUs, the system can be...
|
|
|
5613077 |
Method and circuit for communication between a module and a bus controller in a wafer-scale integrated circuit system
A fault-tolerant, high-speed wafer scale system comprises a plurality of functional modules, a parallel hierarchical bus which is fault-tolerant to defects in an interconnect network, and one or...
|
|
|
5596569 |
Telecommunications switch with improved redundancy
A programmable telecommunications switch has automatic backup of line cards to provide complete redundancy. The switch has I/O cards which terminate the external telecommunications spans. Each I/O...
|
|
|
5590273 |
Microcontroller integrated circuit with read only memory containing a generic program
A microcontroller integrated circuit comprises a processor core which exchanges data with at least one data processing and/or storage device. The integrated circuit comprises a mask-programmed read...
|
|
|
5581688 |
Tele- and data communication system
The invention relates to a tele- and data communication system, including circuits containing transfer paths for data flows, and having functionality for error isolation of parts of the system. At...
|
|
|
5546378 |
Fault tolerant FDDI wiring hub
A wiring hub for interconnecting a plurality of switching units, includes a plurality of interface modules for connection to respective external switching units in a dual-attached connection, and a...
|
|
|
5522046 |
Communication system uses diagnostic processors and master processor module to identify faults and generate mapping tables to reconfigure communication paths in a multistage interconnect network
A multistage interconnect network (MIN) capable of supporting massive parallel processing, including point-to-point and multicast communications between processor modules (PMs) which are connected...
|
|
|
5519385 |
Circuit for switching signal processing circuits
Switching circuitry incorporated in a system including a plurality of signal processing circuits having an identical function. The circuitry has a selector and a controller which replace, in...
|