|
Match
|
Document |
Document Title |
|
|
8108198 |
Memory tracing in an emulation environment
A system and method are disclosed to trace memory in a hardware emulator. In one aspect, a first Random Access Memory is used to store data associated with a user design during emulation. At any...
|
|
|
8108728 |
Method and apparatus for operational-level functional and degradation fault analysis
An apparatus and method are provided for analyzing fault tolerance of a system, and performing “what if?” analysis for various fault-tolerant system design options. The fault tolerance analysis app...
|
|
|
8108729 |
Memory-based trigger generation scheme in an emulation environment
A system and method are disclosed for generating triggers within a hardware emulator. The system allows for dynamic reconfiguration of the trigger generation scheme during emulation. In one aspect,...
|
|
|
8099273 |
Compression of emulation trace data
A system and method for compressing trace data from an emulation system. Scan chains may receive trace data from configurable logic blocks inside one or more emulation chips, and the data received...
|
|
|
8086921 |
System and method of clocking an IP core during a debugging operation
According to the invention, an IP core is clocked during a debugging operation by switching from the clock used for testing the device under test to a clock oscillator or any other free-running...
|
|
|
8073668 |
Method and apparatus for testing a full system integrated circuit design by statistical fault injection using hardware-based simulation
A test system tests a full system integrated circuit (IC) model that includes a device under test (DUT) IC model and a support IC model. A test manager information handling system (IHS) maps the...
|
|
|
8010854 |
Method and circuit for brownout detection in a memory system
Detecting brown-out in a system having a non-volatile memory (NVM) includes loading data in the NVM, wherein a next step in loading is performed on a location in the NVM that is logically...
|
|
|
7979759 |
Test and bring-up of an enhanced cascade interconnect memory system
A memory hub device with test logic is configured to communicate with memory devices via multiple hub device ports, and is also configured to communicate on one or more busses in an upstream and...
|
|
|
7930165 |
Procedure and device for emulating a programmable unit providing system integrity control
A method and corresponding equipment for emulation of a target programmable unit, which has at least one CPU, by means of an external emulation device, which is coupled to the target programmable...
|
|
|
7925927 |
Simulator for determining data loss in a fault tolerant system
A fault tolerant system is simulated to determine the occurrence of data loss in the fault tolerant system. A list of erasure patterns corresponding to an erasure code implemented across the...
|
|
|
7913119 |
Method and device for verifying integrity of data acquisition pathways
Disclosed is a method of verifying the integrity of data acquired from a device emulating a hard disk to a host computer over a data transfer pathway. A storage medium containing known data is...
|
|
|
7844444 |
Fibre channel disk emulator system and method
A system and method for emulating disk drives in a storage area network, including providing a system with one or more ports for connecting to a storage area network, emulating one or more targets...
|
|
|
7730353 |
Memory-based trigger generation scheme in an emulation environment
A system and method are disclosed for generating triggers within a hardware emulator. The system allows for dynamic reconfiguration of the trigger generation scheme during emulation. In one aspect,...
|
|
|
7685467 |
Data system simulated event and matrix debug of pipelined processor
A method and/or a system of a processor-agnostic encoded debug architecture in a pipelined environment is disclosed. In one embodiment, a method of a processor includes processing an event...
|
|
|
7676697 |
Using a delay line to cancel clock insertion delays
A programmable delay is added to the data and clock data paths in order to cancel the effect of the clock insertion delays. This programmable delay is adjusted dynamically at runtime to optimize...
|
|
|
7676712 |
System and method of clocking an IP core during a debugging operation
According to the invention, an IP core is clocked during a debugging operation by switching from the clock used for testing the device under test to a clock oscillator or any other free-running...
|
|
|
7613951 |
Scaled time trace
The trace logic are separate from the clocks that operate the system logic. This allows the chip to be placed in a special mode where the functional logic is issued one clock. One frame of trace...
|
|
|
7610443 |
Method and system for accessing audiovisual data in a computer
A method and system for accessing audiovisual data in a computer, which has a hard disk, a hard disk controller and a device driver. The hard disk is divided into a partition region and a...
|
|
|
7577560 |
Microcomputer logic development device
A microcomputer logic development device realizing high speed sampling RAM monitoring by connecting an existing RAM measurement device, provided with a first block providing functions corresponding...
|
|
|
7526422 |
System and a method for checking lock-step consistency between an in circuit emulation and a microcontroller
A system and a method for checking consistency of a lock-step process while debugging a microcontroller code. A host device copies a partially copies a production microcontroller in an ICE...
|
|
|
7509532 |
Robotic memory-module tester using adapter cards for vertically mounting PC motherboards
A test system for testing memory modules uses vertically-mounted personal computer (PC) motherboards. Many test adaptor boards that contain test sockets for testing memory modules are mounted...
|
|
|
7493519 |
RRAM memory error emulation
A method for verifying the functionality of a repair system of configurable memory that functions to replace memory that fails predetermined tests with unused memory that passes the tests. The...
|
|
|
7487406 |
Systems, methods, and media for managing software defects
Systems, methods and media for managing software defects by aggregating potential software defect information from a plurality of user computer systems are disclosed. Embodiments may include...
|
|
|
7447618 |
Method and system for ASIC simulation
Method and system for testing an Application Specific Integrated Circuit is provided. The system includes, a simulator that interfaces with a host computer emulation module; and a virtual interface...
|
|
|
7415700 |
Runtime quality verification of execution units
One embodiment disclosed relates to a method of compiling a program to be executed on a target microprocessor with multiple execution units of a same type. The method includes selecting one of the...
|
|
|
7389218 |
Hardware and software co-simulation method for non-blocking cache access mechanism verification
A hardware and software co-simulation method for non-blocking cache access mechanism verification is provided. The method is applied for cache access mechanism verification. First, at least one way...
|
|
|
7318174 |
Systems, methods, and computer readable medium for analyzing memory
Techniques are provided for expanding the functionality of live memory analysis commands to analyze a memory dump or other differing memory types. To this end, a live memory command which normally...
|
|
|
7313729 |
Low-cost debugging system with a ROM or RAM emulator
A low-cost micro-controller debugging system with a ROM or RAM emulator is disclosed. The system includes a target microcontroller (MCU) and at least one ROM connected together, with a debugger...
|
|
|
7284155 |
Remote software support agent system with electronic documents for troubleshooting
A method of and system for troubleshooting a first computer system using a second computer system having a processor and a memory storing an electronic document including troubleshooting...
|
|
|
7249288 |
Method and apparatus for non-intrusive tracing
A method and apparatus non-intrusive tracing. The method includes: counting selected events by multiple counters; sampling the multiple counters to retrieve multiple counter values in response to...
|
|
|
7210064 |
Program controlled unit and method for debugging programs executed by a program controlled unit
The described program controlled unit has first supply voltage connections for applying a first supply voltage to the program controlled unit and second supply voltage connections for applying a...
|
|
|
7177986 |
Direct access mode for a cache
A cache is configured to receive direct access transactions. Each direct access transaction explicitly specifies a cache storage entry to be accessed in response to the transaction. The cache may...
|
|
|
7162663 |
Test system and method for testing memory circuits
A first and a second memory circuit are tested in parallel. It is possible to activate the memory circuits depending on a circuit select signal, and it is possible to apply a control signal to the...
|
|
|
7124324 |
Method of testing fiber channel ports in a storage server at full bandwidth without connection to external devices
A data storage system includes a plurality of disk drives for data storage. A storage server controls the reading and writing of data to the disk drives. The storage server can be tested prior to...
|
|
|
7076419 |
Using sign extension to compress on-chip data processor trace and timing information for export
An emulation parameter indicative of a data processing operation performed by a data processor is exported from the data processor. The parameter value is provided as a plurality of digital bits....
|
|
|
6963963 |
Multiprocessor system having a shared main memory accessible by all processor units
A data processing (10) includes memory management circuitry (14) which allows additional control over the physical address (83) and over the address attributes (84) which are provided for use by...
|
|
|
6883113 |
System and method for temporally isolating environmentally sensitive integrated circuit faults
A procedure for temporally isolating an environmentally dependent integrated circuit fault includes the steps of determining a marginally failing and a minimally passing environmental condition...
|
|
|
6868375 |
Emulation of dynamically reconfigurable computer system
The present invention relates to a system and method for emulating a greater range of behavior of a peripheral device connected to a host device or host computer than was available in the prior...
|
|
|
6832186 |
Persistent emulated data storage using dedicated storage in a target mode disk emulator
The present invention relates to a system and method for emulating the operation of storage devices deployed in a host computer system. The inventive approach preferably involves the use of an...
|
|
|
6832336 |
Method and apparatus for maintaining consistent data
A method and apparatus for maintaining consistent data is described. A computer implemented method comprises generating a first command for a set of network data to be executed on a local memory,...
|
|
|
6829574 |
Logic emulation module and logic emulation board
Disclosed herein is an improved logic module used for logic emulation along with an enhanced logic emulation board subject to logic verification. The logic module has a plurality of programmable...
|
|
|
6802031 |
Method and apparatus for increasing the effectiveness of system debug and analysis
A trace array for recording states of signals includes N-storage locations for k trace signals. In the write mode, an address generator combines the outputs of an event signal counter and a cycle...
|
|
|
6775793 |
Data exchange system and method for processors
A data exchange system that exchanges data between processors is provided. The system includes a host processor and a target processor. Data is exchanged by forming a data pipeline between the...
|
|
|
6742142 |
Emulator, a data processing system including an emulator, and method of emulation for testing a system
The present invention is to provide an emulator and a method of emulation for using testing a system having complex interfaces capable of stable testing can be realize under the system regulation...
|
|
|
6691266 |
Bus mastering debugging system for integrated circuits
An integrated circuit includes a debugging unit which uses a multi-master general purpose bus within the IC to perform debugging functions. The storage elements of the IC are mapped into the...
|
|
|
6675334 |
Apparatus and method for multi-cycle memory access mapped to JTAG finite state machine with external flag for hardware emulation
A circuit comprising a data input and output, a memory interface, a programmable counter, a signal line, and a test circuit further comprising an instruction register and at least one data register...
|
|
|
6675323 |
Incremental fault dictionary
An incremental fault dictionary in which the diagnostic simulation results of current tests are stored for future use. Diagnostic simulation results are incrementally added to the fault dictionary,...
|
|
|
6643803 |
Emulation suspend mode with instruction jamming
Emulation and debug circuitry is provided that can be incorporated into a variety of digital systems. A stop mode of operation is provided in which an associated processor stops processing...
|
|
|
6598131 |
Data image management via emulation of non-volatile storage device
A data image management system (DIMS) that includes a local data image manager (LDIM), a remote data image manager (RDIM), and a remote persistent storage device (RPSD). The LDIM communicates with...
|
|
|
6571357 |
High speed device emulation computer system tester
The application discloses a system and method for providing a compact and high speed mechanism for emulating an ASIC or other chip operating within a large computing system environment for...
|