|
Match
|
Document |
Document Title |
|
|
7613951 |
Scaled time trace
The trace logic are separate from the clocks that operate the system logic. This allows the chip to be placed in a special mode where the functional logic is issued one clock. One frame of trace...
|
|
|
7610443 |
Method and system for accessing audiovisual data in a computer
A method and system for accessing audiovisual data in a computer, which has a hard disk, a hard disk controller and a device driver. The hard disk is divided into a partition region and a...
|
|
|
7577560 |
Microcomputer logic development device
A microcomputer logic development device realizing high speed sampling RAM monitoring by connecting an existing RAM measurement device, provided with a first block providing functions corresponding...
|
|
|
7526422 |
System and a method for checking lock-step consistency between an in circuit emulation and a microcontroller
A system and a method for checking consistency of a lock-step process while debugging a microcontroller code. A host device copies a partially copies a production microcontroller in an ICE...
|
|
|
7509532 |
Robotic memory-module tester using adapter cards for vertically mounting PC motherboards
A test system for testing memory modules uses vertically-mounted personal computer (PC) motherboards. Many test adaptor boards that contain test sockets for testing memory modules are mounted...
|
|
|
7493519 |
RRAM memory error emulation
A method for verifying the functionality of a repair system of configurable memory that functions to replace memory that fails predetermined tests with unused memory that passes the tests. The...
|
|
|
7487406 |
Systems, methods, and media for managing software defects
Systems, methods and media for managing software defects by aggregating potential software defect information from a plurality of user computer systems are disclosed. Embodiments may include...
|
|
|
7447618 |
Method and system for ASIC simulation
Method and system for testing an Application Specific Integrated Circuit is provided. The system includes, a simulator that interfaces with a host computer emulation module; and a virtual interface...
|
|
|
7415700 |
Runtime quality verification of execution units
One embodiment disclosed relates to a method of compiling a program to be executed on a target microprocessor with multiple execution units of a same type. The method includes selecting one of the...
|
|
|
7389218 |
Hardware and software co-simulation method for non-blocking cache access mechanism verification
A hardware and software co-simulation method for non-blocking cache access mechanism verification is provided. The method is applied for cache access mechanism verification. First, at least one way...
|
|
|
7318174 |
Systems, methods, and computer readable medium for analyzing memory
Techniques are provided for expanding the functionality of live memory analysis commands to analyze a memory dump or other differing memory types. To this end, a live memory command which normally...
|
|
|
7313729 |
Low-cost debugging system with a ROM or RAM emulator
A low-cost micro-controller debugging system with a ROM or RAM emulator is disclosed. The system includes a target microcontroller (MCU) and at least one ROM connected together, with a debugger...
|
|
|
7284155 |
Remote software support agent system with electronic documents for troubleshooting
A method of and system for troubleshooting a first computer system using a second computer system having a processor and a memory storing an electronic document including troubleshooting...
|
|
|
7249288 |
Method and apparatus for non-intrusive tracing
A method and apparatus non-intrusive tracing. The method includes: counting selected events by multiple counters; sampling the multiple counters to retrieve multiple counter values in response to...
|
|
|
7210064 |
Program controlled unit and method for debugging programs executed by a program controlled unit
The described program controlled unit has first supply voltage connections for applying a first supply voltage to the program controlled unit and second supply voltage connections for applying a...
|
|
|
7177986 |
Direct access mode for a cache
A cache is configured to receive direct access transactions. Each direct access transaction explicitly specifies a cache storage entry to be accessed in response to the transaction. The cache may...
|
|
|
7162663 |
Test system and method for testing memory circuits
A first and a second memory circuit are tested in parallel. It is possible to activate the memory circuits depending on a circuit select signal, and it is possible to apply a control signal to the...
|
|
|
7124324 |
Method of testing fiber channel ports in a storage server at full bandwidth without connection to external devices
A data storage system includes a plurality of disk drives for data storage. A storage server controls the reading and writing of data to the disk drives. The storage server can be tested prior to...
|
|
|
7076419 |
Using sign extension to compress on-chip data processor trace and timing information for export
An emulation parameter indicative of a data processing operation performed by a data processor is exported from the data processor. The parameter value is provided as a plurality of digital bits....
|
|
|
6963963 |
Multiprocessor system having a shared main memory accessible by all processor units
A data processing ( 10 ) includes memory management circuitry ( 14 ) which allows additional control over the physical address ( 83 ) and over the address attributes ( 84 ) which are provided for...
|
|
|
6883113 |
System and method for temporally isolating environmentally sensitive integrated circuit faults
A procedure for temporally isolating an environmentally dependent integrated circuit fault includes the steps of determining a marginally failing and a minimally passing environmental condition...
|
|
|
6868375 |
Emulation of dynamically reconfigurable computer system
The present invention relates to a system and method for emulating a greater range of behavior of a peripheral device connected to a host device or host computer than was available in the prior...
|
|
|
6832336 |
Method and apparatus for maintaining consistent data
A method and apparatus for maintaining consistent data is described. A computer implemented method comprises generating a first command for a set of network data to be executed on a local memory,...
|
|
|
6832186 |
Persistent emulated data storage using dedicated storage in a target mode disk emulator
The present invention relates to a system and method for emulating the operation of storage devices deployed in a host computer system. The inventive approach preferably involves the use of an...
|
|
|
6829574 |
Logic emulation module and logic emulation board
Disclosed herein is an improved logic module used for logic emulation along with an enhanced logic emulation board subject to logic verification. The logic module has a plurality of programmable...
|
|
|
6802031 |
Method and apparatus for increasing the effectiveness of system debug and analysis
A trace array for recording states of signals includes N-storage locations for k trace signals. In the write mode, an address generator combines the outputs of an event signal counter and a cycle...
|
|
|
6775793 |
Data exchange system and method for processors
A data exchange system that exchanges data between processors is provided. The system includes a host processor and a target processor. Data is exchanged by forming a data pipeline between the...
|
|
|
6742142 |
Emulator, a data processing system including an emulator, and method of emulation for testing a system
The present invention is to provide an emulator and a method of emulation for using testing a system having complex interfaces capable of stable testing can be realize under the system regulation...
|
|
|
6691266 |
Bus mastering debugging system for integrated circuits
An integrated circuit includes a debugging unit which uses a multi-master general purpose bus within the IC to perform debugging functions. The storage elements of the IC are mapped into the...
|
|
|
6675334 |
Apparatus and method for multi-cycle memory access mapped to JTAG finite state machine with external flag for hardware emulation
A circuit comprising a data input and output, a memory interface, a programmable counter, a signal line, and a test circuit further comprising an instruction register and at least one data register...
|
|
|
6675323 |
Incremental fault dictionary
An incremental fault dictionary in which the diagnostic simulation results of current tests are stored for future use. Diagnostic simulation results are incrementally added to the fault dictionary,...
|
|
|
6643803 |
Emulation suspend mode with instruction jamming
Emulation and debug circuitry is provided that can be incorporated into a variety of digital systems. A stop mode of operation is provided in which an associated processor stops processing...
|
|
|
6598131 |
Data image management via emulation of non-volatile storage device
A data image management system (DIMS) that includes a local data image manager (LDIM), a remote data image manager (RDIM), and a remote persistent storage device (RPSD). The LDIM communicates with...
|
|
|
6571357 |
High speed device emulation computer system tester
The application discloses a system and method for providing a compact and high speed mechanism for emulating an ASIC or other chip operating within a large computing system environment for...
|
|
|
6408402 |
Efficient direct replacement cell fault tolerant architecture
A data processing system containing a monolithic network of cells with sufficient redundancy provided through direct logical replacement of defective cells by spare cells to allow a large...
|
|
|
6351827 |
Voltage and clock margin testing of memory-modules using an adapter board mounted to a PC motherboard
Margin testing of memory modules uses a personal computer (PC) motherboard. A test adaptor board has a test socket that receives a memory module under test. Pins from the test adaptor board are...
|
|
|
6338109 |
Microcontroller development system and applications thereof for development of a universal serial bus microcontroller
A microcontroller including a system bus; a microprocessor coupled to the system bus and configured to transfer data and control signals over the system bus; a memory device coupled to the...
|
|
|
6314529 |
System for providing real-time code coverage
A system which provides real-time code coverage data on a memory monitored by the system, the code coverage data providing information regarding accesses to the monitored memory, the monitored...
|
|
|
6269455 |
System and a method for processing information about locations of defective memory cells and a memory test with defect compression means
A system for reducing or obviating the requirement for a large amount of defect capture memory in memory test and analysis systems by compressing test results. The compression means system reduces...
|
|
|
6240377 |
Integrated circuit with embedded reprogrammable EEPROM and emulation method to facilitate debugging
An E 2 PROM controller is provided for an emulation chip. An E 2 PROM is connected to a CPU via a memory interconnect bus. The E 2 PROM and the CPU are also connected to each other via a...
|
|
|
6233673 |
In-circuit emulator with internal trace memory
An in-circuit emulator (ICE) including an internal trace memory and a bit-width converter. The internal trace memory is embedded in an ICE CPU to trace CPU internal signals fed from a CPU core that...
|
|
|
5930470 |
Debugging system and debugging method
A target CPU executes a user program in synchronism with an asynchronous operation clock signal at higher speed than an operation clock signal of a debugging object system. A control unit portion...
|
|
|
5900014 |
External means of overriding and controlling cacheability attribute of selected CPU accesses to monitor instruction and data streams
A system for facilitating debugging of software running within an information processing unit includes an external trigger state machine which selectively overrides the cacheability attribute of a...
|
|
|
5862363 |
Method of controlling a disk device by disk control unit
One CKD track on a direct-access storage device is divided into a plurality of fixed-length FBA blocks, only a home address HA of the CKD track and a record R0 having a CKD format are recorded in...
|
|
|
5850509 |
Circuitry for propagating test mode signals associated with a memory array
Circuitry for propagating test mode signals associated with a memory array including a plurality of circuits for storing test mode signals, apparatus for selectively providing test mode data to...
|
|
|
5822569 |
Data storage device
A data storage device includes a CMIP application component which receives data on network objects using the CMIP protocol from the network manager of a main network. For each attribute of each...
|
|
|
5812748 |
Method for improving recovery performance from hardware and software errors in a fault-tolerant computer system
A method for providing rapid recovery from a network file server failure through the use of a backup computer system. The backup computer system runs a special mass storage access program that...
|
|
|
5796987 |
Emulation device with microprocessor-based probe in which time-critical functional units are located
In an emulation device for emulating a target system with a system emulator to which an external emulator probe is connected, which has located therein a central processing unit and which is...
|
|
|
5787270 |
Method and apparatus for intrusive testing of the performance-enhancing features of an advanced microprocessor
The present invention includes a method and apparatus for performing intrusive testing upon a microprocessor to ensure the absence of errors or defects in performance-enhancing features and related...
|
|
|
5758063 |
Testing mapped signal sources
A system for validating mapped signal generation permits identifying deficiencies in dynamic random access memory testing. As an example application of mapped signals consider memory testing....
|