|
Match
|
Document |
Document Title |
|
|
7620845 |
Distributed system and redundancy control method
A distributed system using a quorum redundancy method in which a redundancy process is executed by at least Q processing elements of N processing elements communicable with each other, each of N...
|
|
|
7617412 |
Safety timer crosscheck diagnostic in a dual-CPU safety system
A dual-processing unit with single clock source CPUs safety I/O module having a safety timer crosscheck diagnostic to enable each CPU to verify the accuracy of the clock source of the other CPU....
|
|
|
7616725 |
Signal delay structure in high speed bit stream demultiplexer
A signal delay structure and method of reducing skew between clock and data signals in a high-speed serial communications interface includes making a global adjustment to the clock signal in the...
|
|
|
7613961 |
CPU register diagnostic testing
One embodiment disclosed relates to a method of compiling a program to be executed on a target central processing unit (CPU). The method includes opportunistically scheduling diagnostic testing of...
|
|
|
7613948 |
Cache coherency during resynchronization of self-correcting computer
A fault-tolerant computer uses multiple commercial processors operating synchronously, i.e., in lock-step. In an exemplary embodiment, redundancy logic isolates the outputs of the processors from...
|
|
|
7610510 |
Method and apparatus for transactional fault tolerance in a client-server system
Method and apparatus for transactional fault tolerance in a client-server system is described. In one example, output data generated by execution of a service on a primary server during a current...
|
|
|
7606342 |
Tracking the phase of a received signal
The tracking of the phase of a received signal having a known preamble is accomplished by the steps of: initializing a phase-locked loop in accordance with estimated phase parameters, which are...
|
|
|
7596738 |
Method and apparatus for classifying memory errors
One embodiment of the present invention provides a system that determines the cause of a correctable memory error. First, the system detects a correctable error during an access to a memory...
|
|
|
7584388 |
Error notification method and information processing apparatus
An error notification method notifies errors generated in first and second processor systems to each processor within the first and second processor systems, in a computer system that includes the...
|
|
|
7583774 |
Clock synchroniser
A clock synchronizer, for generating a local clock signal synchronized to a received clock signal, is described and claimed, along with a corresponding clock synchronization method. The clock...
|
|
|
7562244 |
Method for data signal transfer across different clock-domains
In a method for data signal transfer across different clock-domains, including synchronization of a data signal with a current clock-domain where said data signal is processed, the processing of...
|
|
|
7555674 |
Replication machine and method of disaster recovery for computers
A computer replication and/or recovery system and process comprising a recovery machine which rebuilds operating system (“OS”) disks for damaged computers from their backup images. The recovery...
|
|
|
7552359 |
Computer system and method for dealing with errors
A computer system includes a plurality of systems configured to be connected to each other by links and to operate synchronously each other. Each of said plurality of systems includes a fault...
|
|
|
7549082 |
Method and system of bringing processors to the same computational point
A method and system of bringing processors to the same computational point. At least some of the illustrative embodiments are computer systems comprising a first processor executing a program, a...
|
|
|
7549078 |
Redundancy in routing devices
Providing redundancy between an active component and a standby component in a network router comprises maintaining a first route input information base associated with the active component,...
|
|
|
7546354 |
Dynamic network based storage with high availability
The present invention provides a scalable, highly available distributed network data storage system that efficiently and reliably provides network clients and application servers with access to...
|
|
|
7543180 |
Enhancing throughput and fault-tolerance in a parallel-processing system
One embodiment of the present invention provides a system that enhances throughput and fault-tolerance in a parallel-processing system. During operation, the system first receives a task. Next, the...
|
|
|
7539899 |
Cloning machine and method of computer disaster recovery
A computer cloning system and process comprising a cloning machine which modifies a survived or reproduced operating system (“OS”) devices to adapt to new replacement hardware. The cloning...
|
|
|
7539897 |
Fault tolerant system and controller, access control method, and control program used in the fault tolerant system
The present invention has been made to realize access processing performed in accordance with synchronous/asynchronous state between processors in a fault tolerant system. In two systems that...
|
|
|
7519856 |
Fault tolerant system and controller, operation method, and operation program used in the fault tolerant system
There is provided a fault tolerant system capable of adequately performing error processing, synchronization processing, and resynchronization processing for realizing a fault tolerant function in...
|
|
|
7516360 |
System and method for execution of a job in a distributed computing architecture
The present invention provides a system and method for the execution of jobs in a distributed computing architecture that uses worker clients which are characterized by a checkpointing mechanism...
|
|
|
7516359 |
System and method for using information relating to a detected loss of lockstep for determining a responsive action
According to one embodiment, a method comprises detecting a loss of lockstep (LOL) for a processor module. The method further comprises determining a type of LOL that is detected, and, based at...
|
|
|
7512837 |
System and method for the recovery of lost cache capacity due to defective cores in a multi-core chip
A method for recovering lost cache capacity in a multi core chip having at least one defective core including identifying the cores contained in the chip that are viable cores and identifying at...
|
|
|
7509544 |
Data repair and synchronization method of dual flash read only memory
A data repair and synchronization method of dual flash ROM is provided, which includes a first flash ROM and a second flash ROM that store the same system data, wherein one of the first flash ROM...
|
|
|
7509375 |
Management system for multimodule multiprocessor machines
The present invention relates to a global management system for a multimodule, multiprocessor machine (PK). The system is characterized in that it comprises an independent module (SM) dedicated to...
|
|
|
7502973 |
Method and device for monitoring a distributed system
A method and device for monitoring a distributed system made up of a plurality of users that are connected by one bus system are provided, in which distributed system at least a number of the users...
|
|
|
7502959 |
Error correction apparatus, systems, and methods
A system comprises a non volatile memory and a plurality of processors. The non volatile memory stores an error handling routine. Each processor of the plurality of processors accesses the error...
|
|
|
7502958 |
System and method for providing firmware recoverable lockstep protection
According to at least one embodiment, a method comprises detecting loss of lockstep for a pair of processors. The method further comprises triggering, by firmware, an operating system to idle the...
|
|
|
7502956 |
Information processing apparatus and error detecting method
An information processing apparatus includes a plurality of computing units. At least one of the computing units includes a recording unit that records a status of an error occurrence in each of...
|
|
|
7502954 |
High availability data storage system
A data storage system includes a disk drive array including a plurality of disk drives; a first storage processor for controlling the operation of the data storage system; a second storage...
|
|
|
7500139 |
Securing time for identifying cause of asynchronism in fault-tolerant computer
A fault-tolerant computer has a pair of duplex systems having respective CPU subsystems that are operable identically in lock-step synchronism. Each of the duplex systems has a CPU, a main storage...
|
|
|
7499865 |
Identification of discrepancies in actual and expected inventories in computing environment having multiple provisioning orchestration server pool boundaries
Environment asset inventories of computing environment assets are arranged into computing environments, and at least one collector interface is disposed between the environments to detect movement...
|
|
|
7496786 |
Systems and methods for maintaining lock step operation
A system is provided for rapidly synchronizing two or more processing elements in a fault-tolerant computing system. Embodiments of this system allow for the rapid synchronization of two processing...
|
|
|
7493515 |
Assigning a processor to a logical partition
Assigning a processor to a logical partition in a computer supporting multiple logical partitions that include assigning priorities to partitions, detecting a checkstop of a failing processor of a...
|
|
|
7478274 |
Duplex system
A duplex system has duplicated processor devices. Each of the processor devices has a first copying section which writes data written in a memory of the processor device, into a same address of a...
|
|
|
7478272 |
Replacing a failing physical processor
Replacing a failing physical processor in a computer supporting multiple logical partitions, where the logical partitions include dedicated partitions and shared processor partitions, the dedicated...
|
|
|
7475284 |
Redundancy system having synchronization function and synchronization method for redundancy system
A redundancy system that can perform synchronization even if a failure occurs to an application. According to the redundancy system of the present invention, a synchronization data memory area, a...
|
|
|
7474581 |
Memory synchronization method and refresh control circuit
Rank numbers specified by a second counter are refreshed in sequence by using a count value of a first counter which is initialized by a synchronous reset signal and counts timing for performing...
|
|
|
7467327 |
Method and system of aligning execution point of duplicate copies of a user program by exchanging information about instructions executed
A method and system of aligning execution point of duplicate copies of a user program by exchanging information about instructions executed. At least some of the exemplary embodiments may be a...
|
|
|
7467326 |
Self-correcting computer
The fault-tolerant or self-correcting computer system is disclosed. The computer system that is provided with various sets of protections against failures that may be caused by space radiation, for...
|
|
|
7461291 |
Arbitration method and system for redundant controllers, with output interlock and automatic switching capabilities
A method of providing arbitration for redundant controllers is provided, which includes: providing logic for automatically determining which controller of redundant controllers is active...
|
|
|
7460989 |
Method and apparatus for modeling multiple concurrently dispatched instruction streams in super scalar CPU with a sequential language
A method is provided, wherein a virtual internal master clock is used in connection with a RISC CPU. The RISC CPU comprises a number of concurrently operating function units, wherein each unit runs...
|
|
|
7454533 |
Redundant path control apparatus and redundant path control method
A host computer is connected to logical disks via controllers, and accesses the logical disks. When maintenance work is performed on a first controller, information indicating that the first...
|
|
|
7453971 |
Sampling-error phase compensating apparatus and method thereof
A sampling-error phase compensating device and a method thereof for sequentially sampling data signals and outputting sampled data signals. The method sequentially includes: sampling each data...
|
|
|
7447941 |
Error recovery systems and methods for execution data paths
Systems and methods for error recovery in an integer execution unit of a multi-core processor are disclosed. In an exemplary embodiment a method may comprise checking parity for a transaction in an...
|
|
|
7447940 |
System and method for providing singleton services in a cluster
A system and method for providing singleton services in a cluster of servers, where one server is designated as a cluster master, other servers are designated as migratable servers and where all...
|
|
|
7441150 |
Fault tolerant computer system and interrupt control method for the same
A fault tolerant (FT) computer system includes a primary system and a secondary system. The primary system includes a first CPU; a first FT control section connected with the first CPU; and a first...
|
|
|
7437605 |
Hot standby method and apparatus
An apparatus provides hot standby operation with normal and standby processors, each of which includes vital inputs electrically interconnected with the vital inputs of the other processor, vital...
|
|
|
7437546 |
Multiple, cooperating operating systems (OS) platform system and method
Embodiments of a multi-processor platform including multiple, cooperating operating systems are described. Multiple operating systems, each of which may be of a different type or nature, run on...
|
|
|
7436906 |
Synchronous detector with high accuracy in detecting synchronization and a method therefor
In a symbol timing detector, a correlator calculates a correlation value for a received radio packet signal. A peak detector compares the correlation value with a threshold value to be used, and...
|