AcclaimIP-ad

Match Document Document Title
7676620 Portable computer systems with thermal enhancements and multiple power modes of operation  
A portable computer adapted for electrical connection to a docking station having multiple power modes of operation is described. The portable computer has one or more CPU chips which have at...
7673073 Multiphase encoded protocol and synchronization of buses  
A multiphase encoded protocol has sufficient density of commands to allow a rich language to be realized on a bus. When ten field bits are dedicated to commands, it is possible to have more than...
7673166 Computation of processor clock frequency ratios  
An embodiment of the invention provides an apparatus for computation of processor clock frequency ratios in a multi-processor system. The apparatus includes a computation engine configured to...
7672335 Non-integer word size translation through rotation of different buffer alignment channels  
A method is described that involves loading X bits at a time into a shift register and shifting groups of older, loaded X bits up in the shift register with each new group of loaded X bits. Each...
7668994 Method for optimizing bandwidth utilization in bus systems  
In accordance to one aspect, a method for optimizing the effective data transmission rate in a bus system, in particular in automation technology is provided. A data telegram used in higher-order...
7669067 Method and device for setting the clock frequency of a processor  
In order to set the clock frequency of a processor it is proposed that a processor load value be determined, representing a measure for the instructions carried out by the processor during a unit...
7668274 Eye center retraining system and method  
A system and method is provided for bit eye center retraining. In general, the system samples an incoming data stream to determine where transitions in the data stream occur, selectively compares...
7664976 Controlling circuit for controlling operating clock and/or driving voltage of logic circuit, and method thereof  
A controlling circuit for controlling an operating clock of a logic circuit in an electronic device and the method thereof are disclosed. The controlling circuit includes a storage device, a...
7661007 Methods and systems for adjusting clock frequency  
A method for adjusting clock frequency is disclosed. The method includes halting a central processing unit (CPU) while tuning a clock frequency, thereby enabling multiple clock signals with the...
7657773 Clock distribution chip for generating both zero-delay and non-zero-delay clock signals  
In one embodiment of the invention, a clock distribution (CD) chip has one or more input pins, input buffer circuitry, clock generation and distribution circuitry, fanout circuitry, one or more...
7657687 Memory card controller, memory card drive device, and computer program  
A memory card controller is provided with a clock start/end control unit that suspends supply of a clock signal to the memory card when a data amount transferred from the memory card as a result...
7653822 Entry into a low power mode upon application of power at a processing device  
A processing device asynchronously enters a first mode in response to an application of power at the processing device. The processing device receives a wake signal at the processing device...
7650523 Interface apparatus and method for synchronization of data  
An interface apparatus is provided having a first register device and a second register device, which is connected in parallel with it. The register devices are configured to receive a data word....
7650527 MIPS recovery technique  
Self-calibration of devices such as computer and graphics processors permits adjustment of processor clock rates, and access to normally unused processor capacity. Processor clock rates specified...
7647520 Electronic device for generating synchronization signals  
The invention relates to electronic devices for generating synchronization signals, in particular to ultrahigh resolution synchronization signals whose temporal accuracy is less than a nanosecond....
7643954 Bidirectional communication system and calibrator  
A master station includes a group of circuits for performing an optimization method. In such a system, the optimization is achieved by adjusting the pull-up resistance and by setting the best...
7643534 Clock signal controlling device  
A clock signal generating section generates a clock signal of a predetermined frequency. A frequency spreading section spreads the frequency of the clock signal generated by the clock signal...
7640449 Systems and methods for dynamic clock frequencies for low power design  
Circuits for generating multiple clocks for computer systems are disclosed. One such system includes a circuit configured to generate a core clock, a system bus clock, and a peripheral clock. The...
7627730 System and method for optimizing a memory controller  
A system and method for optimizing a memory controller. The system includes a memory controller and at least two registers for storing a plurality of operating contexts for the memory controller....
7626266 Semiconductor integrated circuit device having a plurality of functional circuits with low power consumption  
A semiconductor integrated circuit device includes a functional circuit block, a power supply for supplying power to the functional circuit block, a power supply interruption circuit disposed...
7623444 Apparatus and method for redundancy control of duplex switch board  
An apparatus and method for a redundancy control in duplex switch boards in a high speed network system are provided. The apparatus includes: a switching unit for switching data inputted one of...
7624297 Architecture for a physical interface of a high speed front side bus  
A high speed computer processor system includes a high speed interface for a graphics processor. In a preferred embodiment, the high speed interface includes a front side bus (FSB) that interfaces...
7619449 Method and apparatus for synchronous clock distribution to a plurality of destinations  
Circuits, methods and systems are disclosed providing clock synchronization circuits for synchronized clock distribution for a plurality of devices in a semiconductor device. The clock...
RE40990 Data transmission across asynchronous time domains using phase-shifted data packet  
A method and apparatus is provided for transmitting multi-bit data across asynchronous time domains. In one embodiment, the apparatus includes a first delay circuit to generate a selector signal...
7620788 Memory device sequencer and method supporting multiple memory device clock speeds  
A sequence state matrix has a plurality of time slots for storing a plurality of memory device signals. The memory device signals are loaded into the matrix by a sequencer load unit, which loads...
7620828 Dynamically changing PCI clocks  
A method, apparatus and computer-usable medium are presented for dynamically selecting a clock signal used by a peripheral device that is coupled to a motherboard. When the motherboard is powered...
7617409 System for checking clock-signal correspondence  
A data processing system is provided having a clock signal comparator comprising a reference input port for receiving a reference clock signal and at least a further input port for receiving...
7617339 Serial interface circuit for data transfer  
A serial interface circuit includes a first circuit disposed in the core portion and connected to the CPU, and a second circuit disposed in the peripheral circuit and connected to the peripheral...
7606942 Method for input output expansion in an embedded system utilizing controlled transitions of first and second signals  
A method for expanding input/output in an embedded system is described in which no additional strobes or enable lines are necessary from the host controller. By controlling the transitions of the...
7606952 Method for operating serial flash memory  
A transmission method for a serial periphery interface (SPI) serial flash includes the steps of providing a first system clock signal and transmitting a plurality of data strings with each two...
7602744 Detection of a simultaneous occurrence of an event at a plurality of devices  
The invention relates to a detection of a simultaneous occurrence of an event of a predetermined kind at a plurality of electronic devices. At least two devices detect the event and record at...
7603579 Semiconductor chip and semiconductor integrated circuit device for relaying a reference clock from one hard macro to another  
A semiconductor chip has: a plurality of hard macros which operates based on a reference clock; and a clock pad through which the reference clock is supplied from the outside to one of the...
7599459 Receiving apparatus, data transmission system and receiving method  
A receiving apparatus receives data sequences, each of which includes plural data blocks, from plural transmission lines, respectively. The apparatus includes plural elastic buffers and a deskew...
7596669 Apparatus and method for managing memory in a network switch  
The present invention is related to a method and apparatus for managing memory in a network switch, wherein the memory includes the steps of providing a memory, wherein the memory includes a...
7596710 Synchronization circuit and method with transparent latches  
A synchronization circuit for re-synchronizing data from an input clock to an output clock is presented. The first transparent latch receives data synchronized to an input clock. A second...
7594146 Apparatus, method, and program for correcting time of event trace data  
A time correcting apparatus includes a data input section which inputs all event trace data generated for each event executed on computing devices and outputs the event trace data in order of...
7590880 Circuitry and method for detecting and protecting against over-clocking attacks  
The present invention is directed to circuitry for detecting and protecting against over-clocking attacks on hardware modules. The circuitry preferably comprises a test signal, a delay path for...
7590881 Method and apparatus for controlling an upper layer in a protocol stack to delay timeouts  
In a device communicating over a network, a proxy to delay timeout of an application on the device where the proxy is on a communications path between the application and the network, the proxy...
7590879 Clock edge de-skew  
Circuits, methods, and apparatus for deskewing rising and falling edges of a clock signal. One embodiment of the present invention utilizes a delay element in a data path to adjust a data signal...
7587622 Power management of components having clock processing circuits  
A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to...
7581133 System and method of providing real time to devices within a server chassis  
An information management system is disclosed and can include a server chassis having a chassis control panel. The chassis control panel can include a real time clock. Further, the system can...
7581131 Method and system for balancing clock trees in a multi-voltage synchronous digital environment  
A method for balancing clock trees in a multi-voltage synchronous digital environment is provided that includes generating a first source clock signal in a first voltage domain based on a first...
7581132 System and method for configuring a microcontroller clock system  
A method is provided for configuring a microcontroller clock system that includes a main oscillator, a phase locked loop, and a backup oscillator. According to the method, the main oscillator and...
7577861 Duty cycle rejecting serializing multiplexer for output data drivers  
A method and apparatus is described herein for serializing input data streams into an output data stream. A first and second input data stream are sampled upon rising edges of a first and second...
7577226 Clock recovery circuitry  
Clock recovery circuitry for recovering a clock signal from a data signal is disclosed. The clock recovery circuitry comprises sampling unit (46) for sampling the data signal at a plurality of...
7577863 Addressing type frequency counter circuit  
An addressing type frequency counter circuit is disclosed, which receives a multiple parameter and a clock of addressing input from an external circuit, and uses a hardware address to perform the...
7574274 Method and system for synchronizing audio processing modules  
Embodiments of the present invention provide an audio system having wholly independent audio processing modules. The audio system includes a plurality of audio processing modules, a clock manager,...
7574618 Interface circuit  
Noise removal and detection are performed for a signal VBUS in a detection portion in accordance with a low-frequency clock signal CLK generated by a CR oscillation circuit, and a detection signal...
7573932 Spread spectrum clock generator  
A spread spectrum clock generator includes a non-volatile memory to store control codes corresponding to a predetermined delay. A delay circuit receives a control code having a predetermined...
7571342 Processor system, instruction sequence optimization device, and instruction sequence optimization program  
To reduce power consumption of a processor system including a plurality of processors without degradation of the processing ability, a flag detecting section detects an assignment control flag and...