|
Match
|
Document |
Document Title |
|
|
7624297 |
Architecture for a physical interface of a high speed front side bus
A high speed computer processor system includes a high speed interface for a graphics processor. In a preferred embodiment, the high speed interface includes a front side bus (FSB) that interfaces...
|
|
|
7620838 |
Semiconductor integrated circuit and image processing system using the same
A circuit system is provided capable of improving the throughput thereof by eliminating the operational constraint that if the operating frequency of a content addressable memory is lower than the...
|
|
|
7620788 |
Memory device sequencer and method supporting multiple memory device clock speeds
A sequence state matrix has a plurality of time slots for storing a plurality of memory device signals. The memory device signals are loaded into the matrix by a sequencer load unit, which loads...
|
|
|
7617431 |
Method and apparatus for analyzing delay defect
The apparatus for analyzing a delay defect of the present invention obtains the RC of the maximal incidence among region codes (RCs) to which check circuits detecting errors caused with gradual...
|
|
|
7613944 |
Programmable local clock buffer capable of varying initial settings
A programmable local clock buffer for integrated circuit devices which is capable of varying initial settings is provided. The illustrative embodiments allow a single type of local clock buffer...
|
|
|
7606952 |
Method for operating serial flash memory
A transmission method for a serial periphery interface (SPI) serial flash includes the steps of providing a first system clock signal and transmitting a plurality of data strings with each two bits...
|
|
|
7600145 |
Clustered variations-aware architecture
Methods and apparatus to provide a clustered variations-aware architecture are described. In one embodiment, one or more variations within a clock domain are detected and utilized to adjust a clock...
|
|
|
7600140 |
Logic circuit system and method of changing operating voltage of a programmable logic circuit
A logic circuit system with power consumption that is reduced by automatically varying the clock frequency and operating voltage according to processing capability imposed on programmable logic...
|
|
|
7599459 |
Receiving apparatus, data transmission system and receiving method
A receiving apparatus receives data sequences, each of which includes plural data blocks, from plural transmission lines, respectively. The apparatus includes plural elastic buffers and a deskew...
|
|
|
7598959 |
Display controller
Apparatus and systems, as well as methods and articles, may operate to update video display pixels. A video display bus can communicate data to a video display according to specified clock...
|
|
|
7590880 |
Circuitry and method for detecting and protecting against over-clocking attacks
The present invention is directed to circuitry for detecting and protecting against over-clocking attacks on hardware modules. The circuitry preferably comprises a test signal, a delay path for...
|
|
|
7587622 |
Power management of components having clock processing circuits
A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to...
|
|
|
7581132 |
System and method for configuring a microcontroller clock system
A method is provided for configuring a microcontroller clock system that includes a main oscillator, a phase locked loop, and a backup oscillator. According to the method, the main oscillator and...
|
|
|
7577254 |
Detector autocalibration in QKD systems
A method ( 300 ) of performing photon detector autocalibration in quantum key distribution (QKD) system ( 200 ) is disclosed. The method ( 300 ) includes a first act ( 302 ) of performing a...
|
|
|
7574613 |
Scaling idle detection metric for power management on computing device
A component of a computing device such as a processor is operated based on a clock signal oscillating at a frequency. Power management for the computing device is performed by adjusting the...
|
|
|
7571407 |
Semiconductor integrated circuit and method of testing delay thereof
A semiconductor integrated circuit comprises: a first area, formed on a semiconductor chip, which operates at a first predetermined voltage and a first predetermined frequency; a second area,...
|
|
|
7571342 |
Processor system, instruction sequence optimization device, and instruction sequence optimization program
To reduce power consumption of a processor system including a plurality of processors without degradation of the processing ability, a flag detecting section detects an assignment control flag and...
|
|
|
7568118 |
Deterministic operation of an input/output interface
In one embodiment, the present invention includes a method for receiving data from a second device in a first device, forwarding the data from an input/output (I/O) clock domain to a system clock...
|
|
|
7562247 |
Providing independent clock failover for scalable blade servers
Methods and systems are disclosed for providing independent clock failover for scalable blade servers that include assigning a server blade to one of a plurality of clock failover groups, providing...
|
|
|
7558979 |
Methods for determining simultaneous switching induced data output timing skew
A method of determining timing skew between data outputs of a memory device can include writing a predetermined data pattern to a memory device at a first operational frequency that is less than a...
|
|
|
7555667 |
Programmable logic device integrated circuit with dynamic phase alignment capabilities and shared phase-locked-loop circuitry
Adjustable transceiver circuitry is provided for programmable integrated circuits. The transceiver circuitry has a dynamic phase alignment circuit that can be used for aligning clock and data...
|
|
|
7552446 |
Methods and apparatus for a timer event service infrastructure
Complex software systems often require time-based processing, such as delayed or periodic timer event handling. A timer service provides an Application Programming Interface (API) for managing...
|
|
|
7551739 |
System and method for container monitoring, real time authentication, anomaly detection, and alerts
An invention is provided for monitoring an item, such as a container. The invention includes a computer in communication with a receiver that receives signals from a remote source. A transmitter in...
|
|
|
7546481 |
Clock control circuit that generates and selects one of a divided clock signal and a multiplied clock signal as a bus clock signal
A clock control circuit including a divider unit for dividing a master clock signal at a falling timing of the same to generate a divided clock signal, a multiplier unit for multiplying the master...
|
|
|
7545427 |
Image sensing apparatus and control method thereof
An image sensing apparatus, having an image sensor for sensing an image of an object and an analog-digital converter which operates at a predetermined frequency and converts an analog signal read...
|
|
|
7543173 |
Timestamp generator
A method of generating a timestamp includes measuring a time period between two events, automatically determining a precision for an indication of the time period, and storing the timestamp. The...
|
|
|
7536570 |
Microcontroller unit (MCU) with suspend mode
A microcontroller unit having a suspend mode of operation includes a processing circuit for receiving digital information and processing said received digital information. Timing circuitry...
|
|
|
7535984 |
Clock adjustment apparatus and method thereof
A clock adjustment apparatus delays a clock signal and adjusts a phase of the signal, thereby increasing or decreasing a delay amount of the clock signal in accordance with a phase relation between...
|
|
|
7533285 |
Synchronizing link delay measurement over serial links
Systems, methods, and other embodiments associated with synchronizing link delay is provided. In one example system, a system for synchronizing signal communication between a first electronic...
|
|
|
7529373 |
Laser autocalibration for QKD systems
A method of autocalibrating a quantum key distribution (QKD) system ( 200 ) is disclosed. The QKD system includes a laser (( 202 ) that generates photon signals in response to a laser gating signal...
|
|
|
7519847 |
System and method for information handling system clock source insitu diagnostics
A clock diagnostics module, such as a state machine, integrated into an integrated clock controller monitors clock signals associated with the integrated clock controller and reports the status of...
|
|
|
7516350 |
Dynamic frequency scaling sequence for multi-gigahertz microprocessors
The present invention provides for reducing current spikes in a circuit when changing clocking frequencies. A first frequency is applied to a clock distribution network. A final frequency is...
|
|
|
7512828 |
Processor with flexible clock configuration
A network processor or other type of processor includes clock generation circuitry which generates one or more clock signals for each of a number of clock domains of the processor. The clock...
|
|
|
7512827 |
Dual module clock supply for CAN communication module
A CAN communication module ( 10 ) comprising a protocol kernel ( 14 ) and a CAN logic block ( 12 ) is provided. The protocol kernel includes a CAN bus interface and the CAN logic block includes a...
|
|
|
7512530 |
Generation of software thermal profiles for applications in a simulated environment
A computer implemented method and system for the generation of software thermal profiles for applications executed on a set of processors in a simulated environment. Execution of a software program...
|
|
|
7509515 |
Method and system for communicated client phase information during an idle period of a data bus
A system and method for transmitting client phase information to a host device over a bidirectional data link is described. Embodiments include detecting a phase of a clock signal relative to a...
|
|
|
7506190 |
Thermal and power management for computer systems
Improved approaches to providing thermal and power management for a computing device are disclosed. These approaches facilitate intelligent control of a processor's clock frequency and/or a fan's...
|
|
|
7500131 |
Training pattern based de-skew mechanism and frame alignment
Some embodiments of the invention provide a training sequence that may be used in a deskewing process or a protocol to be implemented in a training sequence deskew. Embodiments may also comprise a...
|
|
|
7500130 |
Cycle-accurate real-time clocks and methods to operate the same
Cycle-accurate real-time clocks and methods to operate the same are disclosed. An example real-time clock comprises a first counter to count cycles of a selectively-operable clock, a multiplexer to...
|
|
|
7500042 |
Access control device for bus bridge circuit and method for controlling the same
An access control device having a number-of-waits setting circuit determining a wait periodicity corresponding to an operating speed of peripheral devices connected to a second bus according to an...
|
|
|
7493510 |
Clock signal generator circuit for serial bus communication
Provided is a smart card for communicating with a host computer through a universal serial bus (USB). The smart card includes an internal clock signal generator to generate an internal clock...
|
|
|
7490241 |
Time stamping method employing user specified time
A method for time stamping a digital document is disclosed. The document originator creates a time stamp receipt using the document and the current time. The time stamp receipt is submitted to a...
|
|
|
RE40635 |
32 bit generic asynchronous bus interface using read/write strobe byte enables
A display controller having an asynchronous bus interface is provided. In one embodiment a display controller configured to communicate with a microprocessor is provided. The display controller...
|
|
|
7486126 |
Semiconductor integrated circuit with pulse generation sections
This invention provides a technique for enhancing an operating frequency and improving reliability in a system using at least level sense type sequence circuits as a plurality of sequence circuits....
|
|
|
7478259 |
System, method and storage medium for deriving clocks in a memory system
A system, method and storage medium for deriving clocks in a memory system. The method includes receiving a reference oscillator clock at a hub device. The hub device is in communication with a...
|
|
|
7478256 |
Coordinating data synchronous triggers on multiple devices
System and method for synchronizing multiple devices coupled to a system timing module (STM) via respective first transmission media, wherein two or more of the respective first transmission media...
|
|
|
7478255 |
Clock distribution in multi-cell computing systems
Embodiments of the invention relate to distribution of clocks to CPUs in processing cells of a multi-cell system. In an embodiment, each cell includes an interface, referred to as an agent. A...
|
|
|
7475270 |
System and method for waveform sampling
Systems and methods can be employed to sample a signal and determine a frequency of the signal. In one embodiment, the system may comprise a sample network that provides plural indications of...
|
|
|
7475002 |
Method and apparatus for emulating multiple virtual timers in a virtual computer system when the virtual timers fall behind the real time of a physical computer system
A virtual computer system includes multiple timer emulators for emulating multiple virtual timers in a virtual machine (VM). A time coordinator keeps track of an apparent time that is provided to...
|
|
|
7472305 |
Method and apparatus for limiting the output frequency of an on-chip clock generator
Apparatus for limiting an output signal frequency of an on-chip clock generator is presented. Electronic circuitry compares the value of a ratio between the internal clock signal frequency and the...
|