Match Document Document Title
6473869 Fault resilient/fault tolerant computing  
A fault tolerant/fault resilient computer system includes at least two compute elements connected to at least one controller. Each compute element has clocks that operate asynchronously to clocks...
6470456 Method and system for dynamically controlling the operation speed of a processor  
A control method and system for dynamically modulating the operation speed of a processor is disclosed. First, a current utility ratio of the processor is determined by an occurrence frequency of...
6467044 On-board clock-control templates for testing integrated circuits  
An integrated circuit employing a built-in self testing is provided. The circuit comprises a clock controller, a plurality of logic domains, and a system clock. The clock controller includes a...
6463546 Method and apparatus for monitoring a microprocessor  
A watchdog circuit for a microprocessor which has a reset input and a control output, which output, when operation is normal, periodically delivers, under program control, a signal (P0B2) of...
6460125 Dynamic memory clock control system and method  
A memory clock control system and method facilitates power reduction on a dynamic basis by detecting memory access request loading from a number of memory access devices, such as video and...
6453425 Method and apparatus for switching clocks presented to synchronous SRAMs  
A method and apparatus for switching clocks comprising a first circuit, a second circuit, and a third circuit. The first circuit may be configured to generate (i) a first signal in response to a...
6446216 Electronic circuits having high/low power consumption modes  
In order to optimise power consumption, an electronic circuit assembly comprises clock means for switching a plurality of gate circuits, the gate circuits including a first gate circuit having a...
6438697 Demand-based processor clock frequency switching  
A battery powered computer system determines when the system is not in use by monitoring various events associated with the operation of the system. The system preferably monitors the number of...
6434433 External components for a microprocessor system for control of plural control elements and operating method  
The external intelligent component (3) connected with a microprocessor system (2) is described for essentially automatic control of a control element (1) without burdening the microprocessor...
6434707 Low phase jitter clock signal generation circuit  
A direct digital synthesis (DDS) clock generation circuit (100) produces a digital clock signal having low phase jitter. A N/M digital divider circuit (103) produces an output signal having a...
6430695 Network transceiver having circuitry for referencing transmit data to a selected input clock  
A novel system for selectively referencing transmit data transferred from a repeater to a physical layer transmitter via a Media Independent Interface (MII), to an input clock selected depending...
6427211 Real-time power conservation and thermal management for electronic devices  
A real-time power conservation and thermal management apparatus and method for portable computers employs a monitor (40) to determine whether a CPU may rest based upon a real-time sample of the...
6425041 Time-multiplexed multi-speed bus  
A time-multiplexed multi-speed bus that comprises a combination of a low-speed communications bus and a high-speed communications bus into a single communications bus that supports both low-speed...
6418538 Method and system for scheduling transactions over a half duplex link  
Transactions are scheduled over a half duplex link between a first device and a second device. Information flowing over the half duplex link is divided into a plurality of service periods....
6415390 Method and apparatus for controlling the data rate of a clocking circuit  
A data rate control circuit that is programmable between a first data rate and a second data rate. The data rate control circuit is formed by a clocking circuit and a switching circuit. The...
6397342 Device with a clock output circuit  
A devices is disclosed having at least an internal circuit for performing a predetermined processing and a clock generation circuit for such as an oscillation circuit for providing a clock signal...
6397343 Method and system for dynamic clock frequency adjustment for a graphics subsystem in a computer  
In a computer system having a CPU and a graphics subsystem, a device for dynamic graphics subsystem clock adjustment. A clock pulse generator is used for generating a clock frequency. The clock...
6381660 Clock generating system generating clock based on value obtained by adding second time information and difference between first time information and second time information  
An input device sequentially receives a first packet and a second packet that immediately follows the first packet, each of the first and second packets comprising a system time and audio data. A...
6381702 Electronic clock  
A highly accurate electronic timepiece is provided in which the operation of a logical slowdown/speedup circuit for adjusting accuracy is controlled by a CPU. The output of an oscillation circuit...
6378082 Generating strobe signals at different voltage level modes for receiving data at graphics interface port  
The present invention is a method and apparatus to generate first and second strobe signals to receive data on an interface port of a processor operating in first and second modes at first and...
6378081 Power conservation without performance reduction in a power-managed system  
Power conservation without performance reduction in a power-managed system is disclosed. A method according to one embodiment of the invention includes three steps. In the first step, it is...
6366514 Apparatus and method for dynamic memory refresh with multiple clocks  
The present invention provides a memory refresh structure having a memory array and two clock generators. The memory array has a plurality of cells grouped into original segments. The two clock...
6360328 Plural sampling frequency signal processing by performing designated routines during sub-multiple time slots of each period  
A digital signal processor performs signal processing corresponding to a designated one of a plurality of sampling frequencies. A slot changing device carries out changeover of slots at a...
6349387 Dynamic adjustment of the clock rate in logic circuits  
The present invention discloses an apparatus and method for determining the speed of a logic circuit relative to the clock. The preferred embodiment utilizes dynamic logic to deliver a critical...
6341355 Automatic clock switcher  
Upon receiving a normal select signal to switch from one clock to another the first clock continues as the output for a number of clock periods. The normal select signal is treated as a disconnect...
6338154 Apparatus and method for generating addresses in a built-in self memory testing circuit  
A memory address generating apparatus and method of a dynamic memory testing circuit for generating addresses for testing a dynamic memory which uses all the available addresses of the dynamic...
6336191 Method and system for clock compensation in instruction level tracing in a symmetrical multi-processing system  
A method and system within a symmetrical multi-processing system or information handling system are disclosed for compensating all the processor clocks when performing instruction level tracing....
6327661 Using unpredictable information to minimize leakage from smartcards and other cryptosystems  
Methods and apparatuses are disclosed for securing cryptosystems against external monitoring attacks by reducing the amount (and signal to noise ratio) of useful information leaked during...
6327666 System and method for external timing using a complex rotator  
An improvement to system timing and synchronization in a digital transceiver allows the synchronization of a transceiver located at a central office to a network or system clock without the use of...
6324652 Asynchronous switching circuit for multiple indeterminate bursting clocks  
An asynchronous switching circuit for multiple indeterminate bursting clocks. In one embodiment, the present invention recites a clock-switching circuit that provides a single unclipped and...
6324653 Second operation in internal peripheral circuit (IPC) performing in parallel with microprocessor-controlled operation and determining internal clock pulse elimination window to match IPC operating time  
An integrated circuit includes a microprocessor driven by an internal clock signal and at least one internal peripheral circuit activated selectively by the microprocessor to perform an operation,...
6321342 Method and apparatus for interfacing circuits that operate based upon different clock signals  
A method of interfacing a third circuit with a first circuit that operates based upon a first clock signal and a second circuit that operates based upon a second clock signal includes the step of...
6317841 Computer system using stop clock function of CPU to enter low power state  
The CPU speed is apparently decreased, and current consumption is reduced by asserting a stop clock (STPCLK#) signal at a predetermined interval. When a system event (INTR, NMI, SMI, SRESET, and...
6311296 Bus management card for use in a system for bus monitoring  
A user-friendly, PCI bus-compliant plug-in management card is provided to evaluate a PCI bus in a host computer system for correct operation. The PCI management card is provided with a PCI bus...
6311281 Apparatus and method for changing processor clock ratio settings  
A processor has an external pin that can be asserted to lock in new clock ratio information dynamically. A state machine of the processor defines a stop grant state that is utilized to halt the...
6307907 Complex multiplier  
Complex multiplication is performed using a multiplier by generating time division signals with a first clock and a second clock having a speed twice as fast as the first clock and operating the...
6292908 Method and apparatus for monitoring internal bus signals by using a reduced image of the internal bus  
An apparatus and method for monitoring an internal communication path, i.e. an internal bus, of an integrated circuit is described. The internal bus operates at a particular frequency, fb. An...
6275546 Glitchless clock switch circuit  
Apparatus is disclosed for producing an output clock signal that is selectively synchronized to one of two generally free-running input clock signals that may be of the same or different frequency...
6275952 Information transmission system and information transmission apparatus  
In an information transmission system, a first frequency dividing section divides a clock signal by 2X, where X is information to be transmitted, and a second frequency dividing section divides an...
6275951 Reset signal control circuit of a one-chip microcomputer  
This invention provides a reset signal control circuit of one-chip microcomputer including an interrupt signal which requires to stop temporarily a currently progressing operation and to perform a...
6272646 Programmable logic device having an integrated phase lock loop  
The present invention integrates a phase lock loop (PLL) with a programmable logic device (PLD) to realize a flexible PLD with a variety of clocking options. The present invention generates...
6269443 Method and apparatus for automatically selecting CPU clock frequency multiplier  
An apparatus for automatically selecting a processor clock frequency multiplier is disclosed. The apparatus includes a reset circuit that transmits a reset signal to a processor. When the reset...
6266780 Glitchless clock switch  
A glitchless clock switch in accordance with the principles of the present invention avoids the need to directly synchronize clock selection signals with the source clock. Instead, clock switching...
6263449 Data processor having radio communication function and method of controlling frequency of clock signals in data processor  
There is provided a data processor having radio communication function, including (a) a clock generator for selectively generating clock signals having different frequencies, (b) a signal quality...
6256731 Method and apparatus for setting the operating parameters of a computer system  
An apparatus includes a configuration selector that is selectively configurable to denote one of a plurality of operating modes for the apparatus, including a configuration mode. The apparatus...
6249876 Frequency jittering control for varying the switching frequency of a power supply  
EMI emission is reduced by jittering the switching frequency of a switched mode power supply. An oscillator with a control input for varying the oscillator's switching frequency generates a...
6233636 Method and system for allowing PCI bus transactions to be performed at higher operating frequencies  
Method and system aspects for enhancing a peripheral component interconnect (PCI) bus to achieve higher frequencies of operation are described. A system aspect includes at least one source...
6223297 Clock modifying method and information processing apparatus which gradually increase frequency of an external clock to be supplied to processing unit  
An information processing apparatus is constructed so that a frequency of an external clock to be supplied to a central processing unit (CPU) which includes a phase locked loop (PLL) circuit is...
6223298 Interface for communication with an IC card, and apparatus fitted with such an interface  
The communications interface enables a processor unit to dialog with an IC card having an elementary time unit (ETU) for transmitting one bit that is equal to (K/Fs). The IC card includes a...
6219723 Method and apparatus for moderating current demand in an integrated circuit processor  
A system and method for thermal overload detection and protection for a processor which allows the processor to run at near maximum potential for the vast majority of its execution life. This is...