Sign up


Match Document Document Title
8589715 Method and system for correcting timing errors due to thermal changes within a portable computing device  
A method and system for correcting timing errors due to thermal changes within a portable computing device are disclosed. The system and method may include calculating an estimate of frequency for...
8583956 Interactive device with local area time synchronization capbility  
An interactive device with local area time synchronization is contemplated. The device includes a communications module linkable to a corresponding communications module of one or more other...
8578201 Conversion of timestamps between multiple entities within a computing system  
Method is described for converting received timestamps to a time-recording standard recognized by the receiving computing system. Embodiments of the invention generally include receiving data from...
8578200 Conversion of timestamps between multiple entities within a computing system  
Method, apparatus and system are described for converting received timestamps to a time-recording standard recognized by the receiving computing system. Embodiments of the invention generally...
8572425 Data processing device and mobile device  
A microcomputer is provided having a memory card interface capable of correctly latching data even when a card such as an MMC card is connected thereto. In the microcomputer having an interface...
8572424 Semiconductor device to select and output data to a data bus  
A semiconductor device that can transmit data in wide bus width regardless of the width of an external data bus connected thereto. In a semiconductor device on the data output side, m-bit internal...
8566632 Multi-rate sampling for network receiving nodes using distributed clock synchronization  
Various embodiments relate to a network receiver using distributed clock synchronization. The network receiver may include a first timing engine that samples bits received by the receiver with a...
8559577 Apparatus and method for timing of signals  
The invention relates to a method and an apparatus (1) for the timing of signals (2), preferably of signals (2) including fast changing disturbances, the apparatus (1) comprising a first timer (3)...
8559576 Adaptive synchronization circuit  
Embodiments of a synchronization circuit are described. This synchronization circuit includes multiple selectively coupled synchronization stages which are configurable to synchronize data and...
8560875 Apparatus for clock calibrating a less precise second clock signal with a more precise first clock signal wherein the first clock signal is inactive during a sniff mode and the second clock signal is active during a sniff mode  
An apparatus for clock calibration on a remote device includes a first oscillator, a second oscillator, and a clock calibration module. The first oscillator generates a first clock signal during an...
8554951 Synchronization and ordering of multiple accessess in a distributed system  
Several different embodiments of a massively scalable object storage system are described. The object storage system is particularly useful for storage in a cloud computing installation whereby...
8549535 Distributed taskflow architecture  
A method, a system and a product are disclosed for executing a taskflow in a distributed taskflow architecture and for providing the latter. In at least one embodiment, the taskflow is generated by...
8548616 Digital audio device  
A digital audio device has a plurality of input ports that are provided with a plurality of digital audio signals. A plurality of extraction parts extract a clock signal from the digital audio...
8543848 Reducing latency when activating a power supply unit  
A method for reducing latency using a charging module when activating a power supply unit (PSU) among a plurality of PSUs in a power supply system. The method includes: Receiving, by the PSU from a...
8543746 Self-synchronizing data streaming between address-based producer and consumer circuits  
A circuit arrangement and method facilitate the direct streaming of data between producer and consumer circuits (12P, 12C) that are otherwise configured to communicate over an address-based network...
8539275 Single wire serial interface  
A single wire serial interface for power ICs and other devices is provided. To use the interface, a device is configured to include an EN/SET input pin. A counter within the device counts clock...
8533515 Method and system for synchronizing multiple secure clocks using an average adjusted time of the secure clocks if the average adjusted time is within the limit intersection and using a substitute average adjusted time if the averaged adjusted time is outside the limit intersection  
A method for synchronizing secure clocks in a system without using any external clock, a system configured to perform the method, and a computer medium storing system code. Each secure clock is...
8533516 Low power radio controlled clock incorporating independent timing corrections  
A timekeeping device that tracks the time provided by a digital broadcast and the protocol of that broadcast, defined by its data frame structure and modulation scheme, are adapted to allow for...
8533522 Double data rate output circuit  
A synchronization circuit for re-synchronizing data from an input clock to an output clock is presented. The first transparent latch receives data synchronized to an input clock. A second...
8533503 Managing power consumption in a multicore processor  
A method and computer-usable medium including instructions for performing a method of managing power consumption in a multicore processor comprising a plurality of processor elements with at least...
8527804 Architecture and method for eliminating store buffers in a DSP/processor with multiple memory accesses  
A method and apparatus for controlling system access to a memory that includes receiving first and second instructions, and evaluating whether both instructions can architecturally complete. When...
8527802 Memory device data latency circuits and methods  
A memory device can include a data path that includes a first-in-first-out circuit (FIFO) to transfer data according to a latency between at least one memory cell array and signal connections of...
8522058 Computer system with power source control and power source control method  
A computer system with power source control and a power source control method are presented. The computer system at least includes a first storage unit and a second storage unit, and the first...
8521925 Method and communication system for determining the time of an event in an IO device  
A method and communication system that provide an inexpensive approach that enables the times of events that are detected in IO device to be determined in a higher-level controller. The...
8516290 Clocking scheme for bridge system  
Various techniques are provided for bridging interfaces, such as different interfaces for use with a host device. In one example, a system includes an asynchronous first interface adapted to...
8514098 Synchronization between devices  
The present disclosure relates to a method to determine a clock signal when separate clocks are used. In one embodiment, a disciplined clock system comprising an update subsystem and a synthesis...
8516292 Method and apparatus for providing symmetrical output data for a double data rate DRAM  
An apparatus and method is disclosed to compensate for skew and asymmetry of a locally processed system clock used to synchronize an output signal, e.g., a data signal or a timing signal, from a...
8516276 Apparatus and method for controlling power supplied to fixing unit  
An apparatus and method for controlling the power supplied to a fixing unit are provided. The apparatus includes a voltage detector detecting a voltage of input power supplied to heat at least one...
8516291 Information processing apparatus, data reception device and method of controlling the information processing apparatus  
A clock adjustment circuit delays a phase of a clock signal on the basis of a TAP value so as to output an adjusted clock signal. By synchronizing transmission data with the adjusted clock signal,...
8510587 Time synchronization system and server using a baseboard management controller acquiring time signals to record occurrence time of system logs before than host system  
A time synchronization system includes a host system, a BIOS module, a BMC module, and a RTC module. The BIOS module is embedded in the host system. The BMC module is connected with the BIOS module...
8504862 Device and method for preventing lost synchronization  
A method and device for preventing a defect in a CDR circuit from hindering synchronization between connection nodes and for preventing connection failures. The CDR circuit generates a...
8502581 Multi-phase digital phase-locked loop device for pixel clock reconstruction  
A reconstruction circuit for the pixel clock in digital display units receiving analog display data uses a multi-phase reference clock and an all digital PLL for clock generation and...
8504868 Computer system with synchronization/desynchronization controller  
A computer system includes a processor, a submodule connected to the processor, an external access monitor configured to monitor a data transfer between the processor and the submodule, and a...
8504864 Data sensor coordination using time synchronization in a multi-bus controller area network system  
A method is provided for synchronizing time in an unsynchronized vehicle controller area network system. A master control unit receives a global time from a time synchronization source. The master...
8504788 Memory controller, system and method for read signal timing calibration  
A memory controller includes an interface to receive a data strobe signal and corresponding read data. The data strobe signal and the read data correspond to a read command issued by the memory...
8499186 Clock generator and USB module  
A clock generator is provided. The clock generator includes a crystal oscillator, an inverter coupled to the crystal oscillator in parallel, a first circuit and a second circuit. The crystal...
8495407 Node apparatus mounted in vehicle and in-vehicle network system  
An in-vehicle network system includes plural electronic control units data-communicably connected via a network. The electronic control units include a master unit and a node apparatus composed of...
8495410 Sampling phase correcting host controller, semiconductor device and method  
One embodiment provides a host controller which performs a phase shift correction of a sampling clock when sampling a signal received, includes a phase shift judging section which judges whether or...
8495408 Synchronization method and device for real-time distributed system wherein each module sets an indicator to signal whether it is currently able to operate synchronously with other modules and resets the indicator at a unified synchronization end time  
In order to solve the technical problem that in the current real-time distributed systems such as multi-antenna MIMO system, the implementation of synchronization between distributed modules by...
8495409 Host controller, semiconductor device and method for setting sampling phase  
According to one embodiment, there is provided a host controller, which samples reception data in a VDS mode and an FDS mode, includes a VDS phase register which holds a phase shift amount in the...
RE44383 Method of self-synchronization of configurable elements of a programmable module  
A method of synchronizing and reconfiguring configurable elements in a programmable unit is provided. A unit has a two- or multi-dimensional, programmable cell architecture (e.g., DFP, DPGA, etc.),...
8490089 Guest timer facility to improve management in a virtualized processing system  
A method includes, in a virtualized processing system, generating a local value of a first counter. The local value is accessible while executing in a first mode of the virtualized processing...
8489776 Apparatus and method for synchronizing wireless devices  
An apparatus for synchronizing devices includes a central access point node configured to utilize a low latency protocol to transmit a series of synchronization messages to the devices, transmit...
8489902 Semiconductor integrated circuit  
A semiconductor integrated circuit includes: a plurality of chips configured to receive an external voltage. Each one of the chips detects a signal delay characteristic of the one of the chips to...
8484501 System for delay locked loop control that provides delay interval stabilization  
The delay locked loop (“DLL”) delay interval can be locked to stop the DLL from wasting power in unnecessarily switching to synchronize the device with the DLL is associated to the system clo...
RE44365 Method of self-synchronization of configurable elements of a programmable module  
A method of synchronizing and reconfiguring configurable elements in a programmable unit is provided. A unit has a two- or multi-dimensional, programmable cell architecture (e.g., DFP, DPGA, etc.),...
8484389 AV renderer peripheral with dual inerrupt lines for staggered interrupts  
An audio-video (AV) playback chain and rendering peripheral device 300 for generating two or more interrupts 306, 308 with a programmable delay 304 between them. Such are configured to prevent two...
8477896 Structure for window comparator circuit for clock data recovery from bipolar RZ data  
A clock-data recovery doubler circuit for digitally encoded communications signals is provided. A window comparator includes two thresholds. A clock output is created by the window comparator and...
8473770 Semiconductor device and data processing system  
There is provided a serial reception circuit that can suppress the occurrence of a bit error due to long-period jitter while suppressing the power consumption. A serial reception circuit for...
8472569 Fine symbol timing estimation  
Systems and methods for fine symbol timing estimation are disclosed herein. In one embodiment, a wireless receiver includes a differential detector, a correlator, a coarse symbol timing estimator,...