|
Match
|
Document |
Document Title |
|
|
6845455 |
Wallet detachable retaining a personal information device and receiving a wake signal and a stay awake signal from the personal information device
A wallet for a personal information device in the form of a PCMCIA card such as an PCMCIA-card electronic organizer. The wallet includes an input device separate from the input device of the...
|
|
|
6845432 |
Low power cache architecture
In a processor cache, cache circuits are mapped into one or more logical modules. Each module may be powered down independently of other modules in response to microinstructions processed by the...
|
|
|
6842831 |
Low latency buffer control system and method
A memory controller (MC) includes a buffer control circuit (BCC) to enable/disable buffer coupled to a terminated bus. The BCC can detect transactions and speculatively enable the buffers before...
|
|
|
6839828 |
SIMD datapath coupled to scalar/vector/address/conditional data register file with selective subpath scalar processing mode
There is provided a processor designed to operate in a plurality of modes for processing vector and scalar instructions. Register files are each for storing scalar and vector data and address...
|
|
|
6836850 |
Portable system arrangements having dual high-level-/low-level processor modes
Portable system arrangements having dual high-level-/low-level-processor modes implemented with a high-level processor and a low level processor. The two processors afford the combined advantages...
|
|
|
6836849 |
Method and apparatus for controlling power and performance in a multiprocessing system according to customer level operational requirements
A method and controller for managing power and performance of a multiprocessor (MP) system is described. The controller receives sensor data corresponding to physical parameters within the MP...
|
|
|
6834352 |
Method and apparatus for maximizing an advertising effect using a control unit to detect if advertisement is being displayed and suspending a function if advertisement is not displayed
A computer includes a central processing unit (CPU), a memory, an input unit, a monitor, an advertisement presenting program for presenting an advertisement on the monitor, and a controlling unit...
|
|
|
6832276 |
Receiving a reset signal directly from an ATA or ATAPI bus of a host computer without passing through an interface processing unit for termination of a half halted state
The present invention relates to an information processing apparatus wherein a device connected to a host computer enters a sleep mode in accordance with a judgment made by the device itself, and...
|
|
|
6826704 |
Microprocessor employing a performance throttling mechanism for power management
A microprocessor includes a plurality of execution units each configured to execute instructions and an instruction dispatch circuit configured to dispatch instructions for execution by the...
|
|
|
6820207 |
Method for rebooting only a specific logical partition in a data processing system as per a request for reboot
A method, apparatus, and computer implemented instructions for controlling power in a data processing system having a plurality of logical partitions. Responsive to receiving a request to turn off...
|
|
|
6816977 |
Power reduction in computing devices using micro-sleep intervals
Short duration micro-sleep or nap periods reduce the power consumption of a computing device. In use, the computing device determines a first duration to a next expected event in the computing...
|
|
|
6816936 |
Hot-swappable router interface card with stable power on/off procedure
A network router includes hot-swappable physical interface cards that allow the router to communicate using a variety of network technologies. Power to the interface cards is sequentially ramped to...
|
|
|
6816976 |
System and method for reducing power consumption in a universal serial bus device
The present invention concerns a method for reducing power consumption in a device, comprising the steps of (A) receiving one or more packets, (B) determining a type of each of the one or more...
|
|
|
6812920 |
Display device
A display device which is suitable for connection to a computer etc. allows an operator to freely set a power saving mode to suppress the wasteful consumption of power. Power reduction means...
|
|
|
6813695 |
Memory access method and circuit configuration
A cache memory serves for accelerating accesses to an external memory of a microprocessor. Instead of an actually occurring hit event, a cache miss is signaled to the microprocessor. The reversal...
|
|
|
6813150 |
Computer system
A computer system comprises a host processor, a temperature sensor for sensing temperature in an enclosure of the system and one or more fans for cooling the enclosure. A service processor is...
|
|
|
6810481 |
Electronic device, control method therefor, and storage medium providing power supply control function
An object of this invention is to provide an electronic device which can establish connection between a host and a device to be connected thereto without any problem. In order to achieve this...
|
|
|
6804732 |
Port sampling circuit apparatus incorporated in a microcomputer
A signal output section of a port sampling circuit 6 periodically changes the output level of an output port 11 based on a sampling period stored in a register which is set by CPU 2. A data...
|
|
|
6804790 |
Coordinating protocol for a multi-processor system
A multi-processor computing system included a plurality of processing units is provided in which each of the plurality of processing units operates at clock frequency and a coordinating protocol is...
|
|
|
6804792 |
Computer power management with converter for changing generated power mode commands for external devices
A computer is connected to an external device and outputs a command to the external device to shift the external device to a power saving state. The computer comprises an operating system...
|
|
|
6802018 |
Method and apparatus to directly access a peripheral device when central processor operations are suspended
A method and apparatus for facilitating direct access to computer resources by a peripheral device while the computer's CPU is in a sleeping state. A peripheral device having a circuit to detect...
|
|
|
6801811 |
Software-directed, energy-aware control of display
A method and system for reducing energy consumption of a display in a computer system. The method includes profiling screen usage patterns and the impact of the screen usage patterns on energy...
|
|
|
6802015 |
Method for accelerating the speed of a CPU using a system command having an operation not associated with changing the speed of the CPU
A computer system supports operation of a CPU at multiple clock speeds. Logic in the computer system predicts the performance requirements of the CPU, and selects the fastest clock speed to...
|
|
|
6802017 |
Partial enabling of functional unit based on data and size pair in register
An SZ (size information) section is provided for each of registers that make up a register file. Suppose an instruction decoded requests that operand data of a particular size be loaded from a RAM...
|
|
|
6799279 |
Method and apparatus for stopping supply of power to a specific function for playing contents stored on media in response to a low battery level
A multiple function portable device prevents an occurrence of a situation in which a remainder of a battery is used up after a consumer utilizes a contents playing function of a portable device...
|
|
|
6795896 |
Methods and apparatuses for reducing leakage power consumption in a processor
A method of reducing power leakage consumption in a processor by shutting off power to the cache memory when the processor is idle. The contents of the cache memory are written to a low leakage...
|
|
|
6795930 |
Microprocessor with selected partitions disabled during block repeat
A microprocessor and a method of operating the microprocessor are provided in which a portion of the microprocessor is partitioned into a plurality of partitions. A sequence of instructions is...
|
|
|
6792480 |
Status display being visible in a closed position and displaying a track number during play mode comprising a reduced power of a system
A computer system incorporating capabilities for displaying the audio disk track number when the computer system is playing an audio disk. The computer system determines if a disk is present in the...
|
|
|
6792551 |
Method and apparatus for enabling a self suspend mode for a processor
In accordance with an embodiment of the present invention, a triggering event is initiated to place a processor in a low power state. The voltage from a first voltage regulator supplied to a core...
|
|
|
6785829 |
Multiple operating frequencies in a processor
A power control circuit an corresponding technique for adjusting operating frequency and/or supply voltage in sections of a single electronic device while maintaining substantially constant...
|
|
|
6785826 |
Self power audit and control circuitry for microprocessor functional units
A method and apparatus for reducing power dissipation within a functional unit of a microprocessor includes a power sensing circuit for sensing power dissipation of the functional unit. A low power...
|
|
|
6782484 |
Method and apparatus for lossless resume capability with peripheral devices
A system and method are disclosed for power management that reduces computer power consumption by causing a low power state (‘suspend’ mode) to be entered by specific, peripheral device-related...
|
|
|
6775784 |
Power supply control circuit and method for cutting off unnecessary power to system memory in the power-off state
In a computer system having a plurality of power management states, a power management control circuit includes a power management controller which manages power in accordance with the Advanced...
|
|
|
6775741 |
Cache system with limited number of tag memory accesses
The present invention is a cache system comprising a data memory for storing data in an external memory, and a tag memory for storing address information for data held in the data memory and a...
|
|
|
6772353 |
Computer interface architecture having a power saving function
An information processing apparatus such as a personal computer is capable of controlling consumption power of a digital communication line interface circuit or a modem depending on a usage state...
|
|
|
6772355 |
System and method for reducing power consumption in a data processor having a clustered architecture
There is disclosed a data processor having a clustered architecture that comprises a plurality of clusters, an instruction cache and a power-down controller. Each of the clusters comprises an...
|
|
|
6772354 |
System and method for managing the power state of a controlling device according to an indication of the power state of a source output device
An electronic system comprising a master device and a slave device which are interconnected via a suitable data bus, which have an independent power supply input each, and which exchange data...
|
|
|
6769070 |
Standby circuit for digital display monitor
A system and method for reducing power consumption in a digital display device in standby mode. The display device receives a voltage from a secondary power source in main mode but not in standby...
|
|
|
6766460 |
System and method for power management in a Java accelerator environment
A power management method is disclosed which provides power management for a hardware based Java accelerator. Initially, a Java mode signal is provided from a host processor in response to...
|
|
|
6766459 |
Time keeping apparatus and method for controlling the same
A time keeping apparatus has a display mode for displaying time and a power-saving mode for reducing power consumption. The time keeping apparatus has a time display unit for displaying time, a...
|
|
|
6766462 |
System for playing music CDs on a computer in power-saving mode
A computer system with the capability to play music CDs while in power-saving mode without the consumption of power by system elements not used by the music-playing operation. The system comprises...
|
|
|
6763470 |
System and method for dynamically amplifying a delayed analog signal based on amplitude information obtained from its digital representation
The present invention is directed to a signal processing and amplifying system that uses advance knowledge of a digital signal, before it is converted to analog form and applied to the input stage...
|
|
|
6760852 |
System and method for monitoring and controlling a power-manageable resource based upon activities of a plurality of devices
A system and method for monitoring and controlling a power-manageable resource. In one embodiment, a power manageable resource, such as a bus in a computer system, may be shareable among a number...
|
|
|
6760410 |
Computer having automatic answering state displaying and processing functions and method of processing automatic answering
A computer having automatic answering state displaying and processing functions includes an automatic answering setting unit for outputting an automatic answering guide message, preset by a user,...
|
|
|
6760853 |
Power shutoff method for TCP/IP network device and recording medium recording the program therefor
According to the power shutoff method for the TCP/IP network device, the connection status of the terminal connected to the TCP/IP network is monitored, whether the power can be shut off or not is...
|
|
|
6760850 |
Method and apparatus executing power on self test code to enable a wakeup device for a computer system responsive to detecting an AC power source
A computer system that selectively disables power to wake on LAN (WOL) devices in the absence of AC power. In one embodiment, the computer system comprises a power supply and a power management...
|
|
|
6751742 |
System for responding to a power saving mode and method thereof
In one embodiment of the present invention, an application responds to a low power operation request based upon its current state. In another mode, the application responds based upon its own...
|
|
|
6750664 |
Apparatus for managing an intergrated circuit
An apparatus for an integrated circuit comprising a thermal sensor ( 41-44 ), an A-D converter ( 58 ) coupled to the thermal sensor, wherein the thermal sensor provides an input to the A-D...
|
|
|
6745336 |
System and method of operand value based processor optimization by detecting a condition of pre-determined number of bits and selectively disabling pre-determined bit-fields by clock gating
Circuitry reduces power consumption by a microprocessor with operand-value-based clock gating. A bit detect unit detects the condition of a pre-determined number of bits of an operand. If the...
|
|
|
6745335 |
Power consumption control of multiprocessor system using separate timers for monitoring processor load rise and drop
In a multiprocessor system having two CPUs 11 - 1 and 11 - 2 , processor load monitoring units 12 - 1 and 12 - 2 are monitoring the loads on the respective CPUs, and each processor load...
|