|
Match
|
Document |
Document Title |
|
|
7373536 |
Fine granularity halt instruction
Systems and methods for halting the execution of instructions in a microprocessor are disclosed. The halt instruction may have an operand which allows a programmer to specify which clock of a...
|
|
|
7373534 |
Reducing storage data transfer interference with processor power management
Systems and methods of managing power consumption provide for placing a processor in a non-snoopable state while a storage interface associated with the processor is enabled for bus mastering. In...
|
|
|
7373537 |
Response to wake event while a system is in reduced power consumption state
An apparatus adapted to facilitate execution of task or tasks in response to a detection of an occurrence of one of one or more particular wake events while a system is in a reduced power...
|
|
|
7370215 |
Method and apparatus of self-powering down ATA devices
A system includes a host that may be used to interface with an advanced technology attachment (ATA) device. The host includes at least one timer used to determine when to place the ATA device in a...
|
|
|
7363524 |
System for executing prescribed process during operating system is in sleep state using information stored in common area
The present invention relates to an information processing apparatus such as a personal computer and an information processing program that is executed there, and the process is immediately...
|
|
|
7363523 |
Method and apparatus for controlling power management state transitions
An integrated circuit device, such as a processor initiates a transition to a first power management state. The device then receives a request to exit the first power management state and, in...
|
|
|
7363518 |
Information handling system with power fault protection circuit
An information handling system (IHS) employs a power fault protection circuit to protect the IHS from overvoltages which may occur on an information line from a power adapter to the IHS. The system...
|
|
|
7360105 |
Computer peripheral used by being connected to a host computer to reduce power consumption in standby mode
A computer peripheral that can be connected to a host computer receives a power supply from the host computer. The computer peripheral includes: a USB connector 1 for connecting the computer...
|
|
|
7359998 |
Low-power CD-ROM player with CD-ROM subsystem for portable computer capable of playing audio CDs without supply energy to CPU
A low-power audio CD player for portable computers permits operation of the CD-ROM subsystem when power is not being supplied to the computer subsystem. In one embodiment of the invention, the...
|
|
|
7360106 |
Power-saving processing unit, power-saving processing method and program record medium
A power-saving processing unit is provided which is capable of realizing proper mode switching by taking into account a power consumption as well in a shift processing and a return processing for...
|
|
|
7360101 |
Apparatus and method for controlling CPU speed transition
An apparatus and method for controlling CPU speed transition can use an SMI (System Management Interrupt) signal to perform speed transition of a CPU of a computer such as a notebook computer....
|
|
|
7356713 |
Method and apparatus for managing the power consumption of a data processing system
A component of a microprocessor-based data processing system, which includes features for regulating power consumption in snoopable components and has gating off memory coherency properties, is...
|
|
|
7356718 |
Semiconductor memory circuit and method for operating the same in a standby mode
A semiconductor memory circuit having a controller by means of which the semiconductor memory circuit can be switched into a standby mode with a reduced power requirement, comprises an analog...
|
|
|
7353406 |
Disk array optimizing the drive operation time
In accordance with one embodiment of the invention, a storage system is configured as at least one logical unit including at least one disk device; a controller for executing a read processing or a...
|
|
|
7352641 |
Dynamic memory throttling for power and thermal limitations
In one embodiment, a memory controller is coupled to a memory subsystem and controls accesses to the memory subsystem. In addition, a temperature sensor is positioned to detect a temperature...
|
|
|
7353414 |
Credit-based activity regulation within a microprocessor based on an allowable activity level
A technique to control power consumption within a microprocessor. More particularly, embodiments of the invention relate to a technique to control power and performance within one or more...
|
|
|
7350090 |
Ensuring power availability to a blade server when blade management controller is corrupted
An information handling system having a plurality of blade server modules (BSMs) and power supply units (PSUs) uses a module monitor board (MMB) to monitor and control a power budget of the PSUs by...
|
|
|
7349828 |
Estimating an electronic device condition
In a method for estimating a condition of an electronic device, a model correlating at least one utilization metric of a component of the electronic device and the condition of the component to be...
|
|
|
7346792 |
Method and system for managing peripheral connection wakeup in a processing system supporting multiple virtual machines
A method and system for managing peripheral connection wakeup signaling in a processing system supporting multiple virtual machines provides a mechanism by which ownership of a peripheral having...
|
|
|
7346791 |
Method for controlling a clock frequency of an information processor in accordance with the detection of a start and a end of a specific processing section
A clock controller controls a clock generated by a clock generator to determine a clock frequency. A computing device executes software obtained from a storage in accordance with the clock supplied...
|
|
|
7343500 |
Electronic device with serial ATA interface and power-saving control method used in the device
An electronic device has a serial ATA interface and an inhibition-signal generator. The serial ATA interface transmits data to another electronic device with a serial ATA interface connected...
|
|
|
7340626 |
Image forming apparatus
An image forming apparatus includes a main power supply section, an auxiliary power supply section, a plurality of sensors, and a power control section. The sensors are disposed at a plurality of...
|
|
|
7340622 |
Method and apparatus for selectively increasing the operating speed of an electronic circuit
One embodiment of the present invention provides a system that facilitates selectively increasing the operating frequency of an electronic circuit, such as a computer system. The system begins by...
|
|
|
7340625 |
Process and apparatus for reducing power usage microprocessor devices operating from stored energy sources
A process and apparatus for preparing said process for reducing the power consumption of microprocessor-based devices by reducing the frequency of the oscillator governing the logical operation of...
|
|
|
7340621 |
Power conservation techniques for a digital computer
A computer capable of playing real time applications includes a processing circuit configured to operate in a first power state, a second power state, and a third power state where the processing...
|
|
|
7340617 |
System and method of dynamically controlling storage device power supply current
For use in a data storage system, a method of dynamically controlling accesses to and from the storage device array. The method includes monitoring the type and frequency of IO requests to the...
|
|
|
7337341 |
Computer system and power management method thereof wherein central processing unit does not support the hyper transport technology
A computer system and a power management method thereof are provided. The computer system includes a system management controller, a northbridge, a hyper transport bus, a central processing unit...
|
|
|
7337334 |
Network processor power management
A programmable state machine is incorporated into the core of a network processor (NP) to monitor the utilization of different processing elements in the NP and to control the power state of each...
|
|
|
7334144 |
Host-based power savings method and apparatus
A system which includes a disk drive or other storage device coupled to a host system provides for reduction of the amount or rate of drive power consumption using procedures which are at least...
|
|
|
7334145 |
Predictive processor speed governor
A processor-based system accessing a performance profile for a program executing on a predetermined data set, executing the program on the predetermined data set, and governing processor speed in a...
|
|
|
7334138 |
Windows-driven power management for peripheral devices in a computer system
An apparatus for dynamically managing the power consumption of peripheral devices in a computer includes at least one peripheral device, a power management unit, and a memory unit. The power...
|
|
|
7328356 |
Apparatus and method for saving power in a disk drive with a serial ATA interface connected to a host via a serial ATA bus
In an electronic device with a serial ATA interface, upon detection of the issue or reception of a preset command, a confirmation device, such as a CPU, confirms the completion of execution of the...
|
|
|
7328358 |
High quality and high performance three-dimensional graphics architecture for portable handheld devices
A high quality and performance 3D graphics architecture suitable for portable handheld devices is provided. The 3D graphics architecture incorporates a module to classify polygons by size and other...
|
|
|
7325148 |
Power supply management system in parallel processing system by OS for single processors and power supply management program therefor
In a parallel processing system by an OS for single processors which operates an OS and an existing application for single processors on a multiprocessor to realize parallel processing by the...
|
|
|
7325100 |
Apparatus and method for entering and exiting low power mode
An apparatus for entering and exiting low power mode comprising a processor having a cache; a power management mechanism connected to said processor for controlling a plurality of power management...
|
|
|
7325151 |
Program, recording medium, method, and information processing apparatus for controlling an execution mode of a CPU
Disclosed is a program product for directing the information processing apparatus to control an execution mode of a central processing unit(CPU) provided, the CPU having a plurality of execution...
|
|
|
7325149 |
Power-on management for remote power-on signals to high density server module
A method and apparatus for managing power in a server system having clustered server modules. A remote power-on signal delivered to a particular server module is routed to a baseboard management...
|
|
|
7321974 |
Method of providing a simulated off condition in a computing device wherein the device is able to run applications while in an off state
Systems and methods for producing a simulated off condition in a computing device using a set of software drivers that interact with a system service and the device BIOS. The computing device...
|
|
|
7320077 |
Power supply controlling apparatus of a device connected to a serial bus
The present invention relates to an apparatus and method of a Universal Serial Bus (USB) device to control power supply for USB devices coupled to a host through a USB and to control power supply...
|
|
|
7315096 |
Voltage regulator circuit for blade server
The present invention is to provide a voltage regulator circuit disposed on a circuit board of a blade server including a voltage regulator module for converting voltage of a power source and...
|
|
|
7315953 |
Apparatus and related method of coordinating north bridge and south bridge for processing bus master requests of peripheral devices for controlling a central processing unit to operate in a power-saving state
A connected indicator wire of open-drained configuration is set between a north bridge and a south bridge. When either the south or north bridge is handling a bus master request, a bus master...
|
|
|
7315989 |
Method, computer program product, and system for a statistical analysis screensaver
A method, computer program product, and a data processing system for activating a screensaver in a data processing system is provided. A timeout value that defines an idle interval after which a...
|
|
|
7313708 |
Interlocked plug and play with power management for operating systems
The present invention provides a unified layer for Plug and Play (PnP) components and power management components while relieving device drivers from system-level complexities associated with...
|
|
|
7313713 |
Sequential/combinational logic transistor segregation for standby power and performance optimization
A method and apparatus for powering digital logic circuits that provides low power consumption while maintaining high performance. The circuit is divided into logic elements necessary for...
|
|
|
7308590 |
Automatic dynamic processor operating voltage control
A technique to adjust a processor's operating voltage dynamically while preventing a user from placing the processor into a harmful operating voltage state in relation to the core/bus frequency...
|
|
|
7305568 |
Backup system for multi-source audio apparatus
In a backup system 310, 340, 350, or 360, a controller 300 controls operation of a multi-source audio apparatus MMSA. An operation status holder 310 holds operation status information Dbk...
|
|
|
7305502 |
Compressing an amount of uncompressed data less than amount of hibernation related data written to storage via DMA controller when requested write is pending
An improved hibernation method and system, including the use of a modified DMA (Direct Memory Access) mode of transferring data to and from the disk. The use of DMA increases data transfer speed,...
|
|
|
7302595 |
Method and apparatus for dynamic power management in a processor system
A dynamic power management system includes an operating system (OS) that causes a processor to operate in one of multiple run states that have different performance and/or power dissipation levels....
|
|
|
7299371 |
Hierarchical management for multiprocessor system
The present invention provides for controlling the power consumption of an element. A first power control command is issued by software for the element. It is determined if the power control...
|
|
|
7299370 |
Method and apparatus for improved reliability and reduced power in a processor by automatic voltage control during processor idle states
A method and apparatus automatically transferring to an enhanced low-power state of a processor is disclosed. In one embodiment, either all or a portion of a processor core clock distribution grid...
|