|
Match
|
Document |
Document Title |
|
|
6223297 |
Clock modifying method and information processing apparatus which gradually increase frequency of an external clock to be supplied to processing unit
An information processing apparatus is constructed so that a frequency of an external clock to be supplied to a central processing unit (CPU) which includes a phase locked loop (PLL) circuit is...
|
|
|
6219795 |
Thermal management apparatus based on a power supply output
A power management apparatus includes a power source, a detection circuit to generate a first signal indicating the power transferred to a portion of a computer system from the power source, and a...
|
|
|
6219797 |
Microcontroller with selectable oscillator source
An 8051 microprocessor core having an ability to operate via an external crystal oscillator or be switched to operate in a low power mode via an internal ring oscillator.
|
|
|
6216233 |
Maintaining a memory while in a power management mode
The present invention is a method and apparatus for reducing power consumption of a computer system in a suspend mode. When the computer system enters a suspend mode, the main clock is turned off...
|
|
|
6205192 |
Clock input control circuit
In response to the inputting of an asynchronous signal (DATA) which is not synchronized with a clock signal, the inputting of the clock signal to the inside of the device is controlled to an...
|
|
|
6202104 |
Processor having a clock driven CPU with static design
A processor comprises a central processing unit being clock driven and having a static design. A memory is coupled with the central processing unit for storing interrupt routines and data. An...
|
|
|
6195753 |
Information processing apparatus with reduced power consumption
An information processing apparatus includes an instruction memory, an instruction register, a plurality of function blocks, an instruction/state decoder, and a clock supply/stop circuit. The...
|
|
|
6192479 |
Data processing with progressive, adaptive, CPU-driven power management
The power consumption of a single chip data processing device (21) is controlled. An activity meter (53) signals the activity level of at least one functional unit (FU). A clock arbiter (51) has...
|
|
|
6182232 |
Power and thermal management based on a power supply output
A method to manage power consumption in a computer system includes receiving a power signal from a power source (the power signal furnishing power to a portion of the circuit), generating a first...
|
|
|
6175929 |
System clock switch circuit of a computer main board
A system clock switch circuit for a computer main board sends a reset signal to the chipset from the clock generator or a additional reset signal generator as soon as the system clock frequency is...
|
|
|
6173408 |
Processor
An operation controller, an operation unit and a memory are provided. The operation controller always receives a non-gated clock signal from a clock controller. When an operation initiating signal...
|
|
|
6167524 |
Apparatus and method for efficient battery utilization in portable personal computers
An apparatus and method controlling power consumption in portable personal computers by dynamically allocating power to the system logic. Expected total power consumption is calculated and compared...
|
|
|
6167529 |
Instruction dependent clock scheme
A method and apparatus including a first circuit configured to receive multiple instructions including a first instruction having a first execution time, and to generate a first signal having a...
|
|
|
6163848 |
System and method for re-starting a peripheral bus clock signal and requesting mastership of a peripheral bus
A system and method for re-starting a peripheral bus clock signal and requesting mastership of a peripheral bus are provided that accommodate a power conservation technique in which a peripheral...
|
|
|
6163851 |
Data processor
A data processor including an alternative clock generator for generating, in a power saving mode, an alternative clock signal which is supplied to a peripheral circuit instead of a system clock...
|
|
|
6161187 |
Skipping clock interrupts during system inactivity to reduce power consumption
A method for reducing power consumption in a computer system is provided wherein the computer system includes a system bus interface connected by a signal line to a power supply and/or clock...
|
|
|
6151681 |
Dynamic device power management
A power management method and system which includes providing a system having a plurality of clock operated circuits, each clock operated circuit being operable in response to the receipt of clock...
|
|
|
6134669 |
Printer powered printer driver
A Product Actuation Demonstration System (PADS) is powered from a product to which it is connected. The PADS includes a control module and an image storage module where the control module includes...
|
|
|
6134667 |
Computer system and its cooling control method
Temperature sensors A, B, and C are arranged near a CPU, HDD, and PC card controller, and monitor changes in temperature of these devices. When a given temperature sensor detects that the...
|
|
|
6134621 |
Variable slot configuration for multi-speed bus
A method and apparatus are provided in which a control scheme is implemented to enable a PCI bus to operate more than two PCI slots into which PCI devices may be installed. The PCI slots are...
|
|
|
6125450 |
Stop clock throttling in a computer processor through disabling bus masters
Microprocessors are often used in portable equipment that run on battery power. Thus, microprocessors used in such environments should save power when ever possible. Processors that have internal...
|
|
|
6119241 |
Self regulating temperature/performance/voltage scheme for micros (X86)
A processor which optimizes performance opportunistically by using a hierarchy of variables comprising voltage, clocking and the operations being performed by the processor or its system. The...
|
|
|
6115823 |
System and method for task performance based dynamic distributed power management in a computer system and design method therefor
In a computer system having a device and a communications link for communicating with the device. A method for dynamically managing power consumption by the computer system comprises associating a...
|
|
|
6105142 |
Intelligent power management interface for computer system hardware
A method and apparatus for managing power consumption in a computer system wherein the method and apparatus is compliant with the proposed Advanced Configuration and Power Interface (ACPI)...
|
|
|
6105097 |
Device and method for interconnecting universal serial buses including power management
A device and method for interconnecting two universal serial buses (USBs) is provided in which the device controls the current supplied to the device from the USBs via a power manager. In...
|
|
|
6101609 |
Power consumption reduced register circuit
The present invention provides a power consumption reduced register circuit which performs data processing in low power consuming and no wasteful manner. Reduction in power consumption of a...
|
|
|
6088807 |
Computer system with low power mode invoked by halt instruction
A technique for invoking a low power operational mode in response to a halt instruction is used in a computer system that includes a processor coupled to external logic. The processor includes at...
|
|
|
6088806 |
Apparatus and method with improved power-down mode
A power-down circuit (72) in a lap-top computer (10) cooperates with a separate monitor circuit (80) in each of a plurality of modules (68, 74, 76) that a video-display-controller integrated...
|
|
|
6085325 |
Method and apparatus for supporting power conservation operation modes
An apparatus for managing power in an electronic device that receives the power from a bus is described. The apparatus comprises a clock enable circuit that disables a clock that generates nominal...
|
|
|
6085330 |
Control circuit for switching a processor between multiple low power states to allow cache snoops
Power consumption is conserved in a computer system by, instead of forcing a processor to change from the stop clock state to a fully operational state, allowing the processor to transition from...
|
|
|
6079022 |
Method and apparatus for dynamically adjusting the clock speed of a bus depending on bus activity
A dynamic clock control comprising an idle detector and a variable speed clock supply. The idle detector detects when an idle condition appears on the bus and sends an appropriate control signal to...
|
|
|
6079024 |
Bus interface unit having selectively enabled buffers
A computer system includes a bus interface with a plurality of data buffers. Each data buffer is clocked by an individual clock signal. To reduce the power consumption of the bus interface unit,...
|
|
|
6076171 |
Information processing apparatus with CPU-load-based clock frequency
An information processing apparatus includes a CPU, a memory, and a reference signal generator and operates based on a system clock signal generated by the reference signal generator. The apparatus...
|
|
|
6073223 |
Memory controller and method for intermittently activating and idling a clock signal for a synchronous memory
A memory controller and method for intermittently providing a clock signal to a synchronous memory. While no transactions are occurring, a clock signal is held in an idle state. Upon the start of a...
|
|
|
6073244 |
Power-saving clock control apparatus and method
A clock control type information processing apparatus of the invention selects clock frequency according to load state, which reduces electric power consumption without substantially reducing the...
|
|
|
6065122 |
Smart battery power management in a computer system
A computer system includes bridge logic that couples peripheral devices to a CPU and main memory and includes power management logic and a programmable interrupt controller. The power management...
|
|
|
6065123 |
Computer system with unattended on-demand availability
A computer system with unattended on-demand availability includes power-saving features which place the system into a Standby mode whenever the system is idle or is not being used. Prior to...
|
|
|
6061801 |
Means for reactivating a system operating in "sleep" mode
The present invention concerns a system 1 supplied by an electric power source, and able to operate in "sleep" mode, this system including a system clock 12, oscillation detection means 13 for...
|
|
|
6055642 |
Single chip clock control circuit operating independently of CPU control
It is an object to prevent peak power consumption occurring on transition from normal mode to a small power consumption mode. A control-signal generating circuit (4) controls an oscillation circuit...
|
|
|
6052792 |
Power management and program execution location management system for CMOS microcomputer
A monitor program stored in a ROM of a microcomputer chip of a computer is operated both to (1) save power by disabling all external buses, turning off power to a communication port, deselecting...
|
|
|
6049883 |
Data path clock skew management in a dynamic power management environment
A clock gating apparatus that is cost efficient and allows power conservation is presented. The clock gating apparatus is implemented to allow data paths, that are used to process data, to be...
|
|
|
6049882 |
Apparatus and method for reducing power consumption in a self-timed system
A power consumption control apparatus and method for an asynchronous system is provided that reduces power consumption by selecting one of a plurality of power consumption levels for the system....
|
|
|
6047248 |
Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit
A system and method using thermal feedback to cooperatively vary a voltage and frequency of a circuit to control heating while maintaining synchronization. Preferably, on-chip thermal sensors are...
|
|
|
6046738 |
Method and apparatus for scanning a digital display screen of a computer screen at a horizontal scanning frequency lower than the origin frequency of a display signal
A digital display unit receiving a display signal with image encoded at high origin frequencies (e.g., dot clock). A display signal interface samples the display signal during source display time...
|
|
|
6040845 |
Device and method for reducing power consumption within an accelerated graphics port target
A computer is provided having a bus interface unit which is coupled between a peripheral bus and a dedicated graphics bus. The graphics bus can be linked to the bus interface unit by an AGP, while...
|
|
|
6041414 |
Uninterruptible power supply apparatus which supplies guaranteed power to electronic apparatuses in a system
A plurality of output terminals from which the power from an uninterruptible power supply apparatus is supplied. A timing holding unit holds timing information of power supply start and/or stop of...
|
|
|
6035357 |
IC card compatible with different supply voltages, IC card system comprising the same, and IC for the IC card
An IC card has a peripheral circuit and a CPU. The peripheral circuit has a memory for storing data. The CPU controls various operations including an access operation of the memory. The IC card...
|
|
|
6035315 |
Floating point power conservation
An apparatus comprising floating point circuitry and first logic coupled to at least one flag in a processor control register (e.g. one of the control registers in the Intel Architecture brand...
|
|
|
6021501 |
Clock enable/disable circuit of power management system
A power management system is disclosed. The system includes an oscillator interface for use in a power management system, a power recycle circuit for use in a power management system, a pad clock...
|
|
|
6016548 |
Apparatus for controlling duty ratio of power saving of CPU
A computer system capable of entering a sleep mode is disclosed. The rate at which the computer switches between a normal state and a stop grant state while in the sleep mode is controllable by a...
|