|
Match
|
Document |
Document Title |
|
|
6611920 |
Clock distribution system for selectively enabling clock signals to portions of a pipelined circuit
A hierarchical power control system for an integrated circuit may be integrated into a clocking system that includes a global clock generator, a clock distribution network in communication with the...
|
|
|
6609209 |
Method and apparatus for reducing the power consumed by a processor by gating the clock signal to pipeline stages
A processor includes a pipeline having first and second stages and a shift register having first and second latches. An interface circuit is used to provide a clock signal from a clock signal line...
|
|
|
6601178 |
System power management partitioned across a serial bus
An indication is provided to a first integrated circuit that a wake-up event has occurred on an input terminal of a second integrated circuit where the first and second integrated circuit are...
|
|
|
6601179 |
Circuit and method for controlling power and performance based on operating environment
A power control circuit and corresponding technique for controlling the reduction or augmentation of operating frequency and/or supply voltage utilized by an electronic device. Such control is...
|
|
|
6601131 |
Flash memory access control via clock and interrupt management
A microcomputer with a built-in flash memory includes a flash controller for controlling writing/erasing of the flash memory in accordance with a command from a CPU. The flash controller produces a...
|
|
|
6598082 |
Adaptive modem connection lifetimes
In an arrangement where users are connected to an ISP through a bank of modems, a time-out threshold is then selected for the user based on the user's connection pattern. The threshold is varied...
|
|
|
6587101 |
Power-saving circuit and method for a digital video display device
A power-saving circuit for a digital video display device includes a TMDS driving unit converting a TMDS data signal and a TMDS clock signal, a display driving unit driving a display unit based on...
|
|
|
6584573 |
Placing a computer system into a sleeping state
A computer system enters or exits a sleeping state, such as the ACPI “S 1 ” state, in response to a sleep or wake event. Upon detecting the sleep or wake event, a system component generates a...
|
|
|
6580597 |
Voltage regulator module for micro processor and CPO using a super capacitor
A voltage regulator module includes a power supply circuit for supplying power to an integrated circuit, the power supply circuit including semiconductor switching devices and a drive circuit for...
|
|
|
6574738 |
Method and apparatus to control processor power and performance for single phase lock loop (PLL) processor systems
An integrated circuit contains a central processing unit (“CPU”), a graphic control hub (“GCH”), a memory control hub (“MCH”), and a phase lock loop (“PLL”). The GCH, MCH, and PLL...
|
|
|
6574739 |
Dynamic power saving by monitoring CPU utilization
A CPU activity monitoring circuit is electrically connected to a CPU. This circuit monitors the state of a bus signal line on the CPU, as there is a strong correlation between the state of this...
|
|
|
6567921 |
Asynchronous low power mode bus controller circuit and method of low power mode operation
An asynchronous logic circuit allows a host Controller or hub to enter a low power state with its clock suspended. When a power manager calls for a low power state, the clock in the host or hub is...
|
|
|
6564279 |
Method and apparatus facilitating insertion and removal of modules in a computer system
A computer system ( 10 ) includes a plurality of hot-plug sockets ( 30-33 ), each of which can be selectively uncoupled from a bus ( 59 ) during normal system operation, in order to facilitate...
|
|
|
6564331 |
Low power register file
A mechanism is provided for reducing the power consumption of a register file by disabling unused register file read ports. A selected entry of the register file is hardwired to zero and the...
|
|
|
6564330 |
Wakeup circuit for computer system that enables codec controller to generate system interrupt in response to detection of a wake event by a codec
A wake up circuit for a computer system with a codec controller. The circuit provides a wakeup signal to the computer system when a codec detects an event that requires the system to become active....
|
|
|
6556901 |
Electronic control unit and method measuring and using electric power-off period
In an ECU for vehicles, a clock IC operates with sub power and measures time continuously irrespective of whether a microcomputer is operating. The microcomputer determines whether the clock IC has...
|
|
|
6557063 |
Power conservation with a synchronous master-slave serial data bus
A system is described in which the Master can stop its clock and go into a low-power state (for power conservation reasons) at arbitrary times. Before going into the stopped-clock or low-power...
|
|
|
6553502 |
Graphics user interface for power optimization diagnostics
A method of providing a programmer with a visualization of power usage. The method is especially suitable for integration within a debugging process (FIG. 20 ). A windows-type display ( 160, 170,...
|
|
|
6546496 |
Network interface with power conservation using dynamic clock control
A system and method for managing power consumption on a network interface card involves connecting constantly running clocks to a small amount of logic on the network interface card. The logic is...
|
|
|
6535982 |
Semiconductor integrated circuit employing power management device and power management method for the semiconductor integrated circuit
A semiconductor integrated circuit has a CPU for executing various processes, at least one hardware module for receiving instructions from the CPU and executing the instructions, and a power...
|
|
|
6535989 |
Input clock delayed by a plurality of elements that are connected to logic circuitry to produce a clock frequency having a rational multiple less than one
An apparatus for producing one or more clock signals comprises a plurality of delay elements sequentially connected and logic circuitry connected to several of the plurality of delay elements. A...
|
|
|
6530027 |
Method for reducing power consumption, and portable electronic device and entertainment system that employ the method
A portable electronic device and method manage battery-produced power without lowering sound quality for music and other sound effects. In the present invention, an operation clock of the CPU of...
|
|
|
6519706 |
DSP control apparatus and method for reducing power consumption
A digital signal processor (DSP) control apparatus includes a DSP, estimation unit, calculation unit, and clock generator. The DSP performs digital signal arithmetic processing using a clock having...
|
|
|
6519707 |
Method and apparatus for dynamic power control of a low power processor
Briefly, in accordance with one embodiment of the invention, a system includes: a processor, a voltage regulator, and a memory. The voltage regulator is coupled to the processor to adjust the...
|
|
|
6513128 |
Network interface card accessible during low power consumption mode
The present invention allows NIC resources to be accessed through auxiliary power and an ASIC clock while the PC is powered down and while PCI power and the PCI clock are not available. The present...
|
|
|
6513124 |
Method and apparatus for controlling operating speed of processor in computer
The number of executed instructions (I u ) in a user mode as one of performance indexes of a computer, and the total number of executed instructions (I t ) as one of power consumption indexes are...
|
|
|
6510400 |
Temperature control circuit for central processing unit
A CPU temperature control circuit is provided that can vary the clock frequency and the power source voltage of a central processing unit (CPU) while the CPU meets the operational specifications....
|
|
|
6496938 |
Enhanced PCI clock control architecture
A clock control technique allows reducing the power consumption of devices connected to a computer bus. Individual idle devices can be disconnected from the bus clock by a device clock controller...
|
|
|
6496881 |
Method and apparatus for disabling a processor in a multiprocessor computer
A multiprocessor computer includes a processor disabling scheme which disables a processor that has been designated to boot the computer but fails to boot the computer. For computers having voltage...
|
|
|
6487674 |
Single wire interface for an analog to digital converter
A data clock pin SCLK may be used to receive an SCLK signal as well as sleep and reset signals. During normal operation, the SCLK input pin may receive the SCLK signal, a square wave type clock...
|
|
|
6480965 |
Power management method for a computer system having a hub interface architecture
According to one embodiment, a computer system includes a Central Processing Unit (CPU), a hub agent and a hub interface coupled to the first hub agent. The computer system transitions from a first...
|
|
|
6480145 |
GPS receiver and GPS position measurement method
A GPS receiver is disclosed wherein GPS position measurement can be performed stably and rapidly without the necessity to wait for periodical time information from a GPS satellite and power...
|
|
|
6476800 |
Method and apparatus for adjusting video refresh rate in response to power mode changes in order to conserve power
The present invention provides for a software routine executable by an image display system that controls at least one video timing signal (for example, the pixel clock signal) supplied to a...
|
|
|
6477654 |
Managing VT for reduced power using power setting commands in the instruction stream
An integrated circuit includes a plurality of functional units which are capable of operating at more than one power/performance level and a power control unit. The power control unit controls the...
|
|
|
6470456 |
Method and system for dynamically controlling the operation speed of a processor
A control method and system for dynamically modulating the operation speed of a processor is disclosed. First, a current utility ratio of the processor is determined by an occurrence frequency of...
|
|
|
6467042 |
Method and/or apparatus for lowering power consumption in a peripheral device
A method for lowering power consumption of a Universal Serial Bus (USB) device, comprising the steps of (A) detecting a frame comprising one or more indicators from an input data stream and (B)...
|
|
|
6463396 |
Apparatus for controlling internal heat generating circuit
In a computer system constituted by a portable computer and a desk station used to expand the function of the portable computer, the portable computer has a communication connector used for...
|
|
|
6460125 |
Dynamic memory clock control system and method
A memory clock control system and method facilitates power reduction on a dynamic basis by detecting memory access request loading from a number of memory access devices, such as video and graphics...
|
|
|
6457135 |
System and method for managing a plurality of processor performance states
In a computer system having a processor capable of operating at a plurality of performance states, wherein each of the plurality of performance states has an expected processing performance, a...
|
|
|
6446213 |
Software-based sleep control of operating system directed power management system with minimum advanced configuration power interface (ACPI)-implementing hardware
Before a register provided exclusively for an Advanced Configuration and Power Interface (ACPI) is set, a System Management Interrupt (SMI) is issued to a Central Processing Unit (CPU). A System...
|
|
|
6446215 |
Method and apparatus for controlling power management state transitions between devices connected via a clock forwarded interface
A method and apparatus for controlling power management state transitions between two devices, e.g., a processor and a bus bridge, that are connected through a clock forwarded interface bus in a...
|
|
|
6442700 |
Thermal control within systems having multiple CPU performance states
In a computer system having a processor capable of operating at a plurality of performance states, wherein the plurality of performance states includes a low power state and a high performance...
|
|
|
6438698 |
Reduction of electromagnetic emission
The present invention relates to a method for reducing electromagneic emission, especially in connection with high-performance real-time systems, and more specifically for complying with the EMC...
|
|
|
6438697 |
Demand-based processor clock frequency switching
A battery powered computer system determines when the system is not in use by monitoring various events associated with the operation of the system. The system preferably monitors the number of...
|
|
|
6438700 |
System and method to reduce power consumption in advanced RISC machine (ARM) based systems
The present invention is an ARM coprocessor power reduction system and method that turns off a coprocessor clock when an ARM system is performing THUMB state instructions. For example, the ARM...
|
|
|
6427211 |
Real-time power conservation and thermal management for electronic devices
A real-time power conservation and thermal management apparatus and method for portable computers employs a monitor ( 40 ) to determine whether a CPU may rest based upon a real-time sample of the...
|
|
|
6415388 |
Method and apparatus for power throttling in a microprocessor using a closed loop feedback system
A method and apparatus for power throttling in a microprocessor. A voltage source supplies voltage to the microprocessor, and a clock source operates the microprocessor at a desired frequency. In...
|
|
|
6412075 |
Portable computer with low power CD-player mode
A power-conserving computer containing a peripheral device that, when used alone, requires the CPU of the computer to be powered-on for only the short period of time needed for the CPU to translate...
|
|
|
6407914 |
Docking system for portable computer
The present invention of a docking system is embodied in a portable computer receiving tray and interface cable having the capability to connect a large variety of portable computers, such as, for...
|
|
|
6408351 |
Host modem having a peripheral codec powered by a peripheral bus
A peripheral coder/decoder (codec) that has low power consumption such that the peripheral codec facilitates bus-powered peripheral devices that utilize a codec. One such peripheral device is a...
|