|
Match
|
Document |
Document Title |
|
|
6772359 |
Clock control circuit for Rambus DRAM
A clock control circuit for a Rambus DRAM is provided which reduces power consumption by determining in advance whether an applied command is a read or current control command, and enabling a clock...
|
|
|
6769070 |
Standby circuit for digital display monitor
A system and method for reducing power consumption in a digital display device in standby mode. The display device receives a voltage from a secondary power source in main mode but not in standby...
|
|
|
6763478 |
Variable clock cycle for processor, bus and components for power management in an information handling system
A computer system that is able to switch processor and bus frequencies, along with processor voltage, when the system is placed into AC from battery power mode, and when the system is placed into...
|
|
|
6763471 |
Single chip microcomputer with reduced channel leakage current during a stable low speed operation state
A central processing unit, a read only memory, a random access memory, an oscillator for supplying a clock signal to the central processing unit, a peripheral circuit and a control circuit are...
|
|
|
6760781 |
Intelligent packet transmission engine
Autonomous retransmission of data packets onto a network from a Network Interface Card level upon command from a host processor is support. Efficient FIFO buffering in an ASIC is retained. Uses for...
|
|
|
6760858 |
Method enabling an exchange of data between a smart card and an apparatus
Disclosed is a method that enables a smart card to exchange data with an apparatus, which is intended to supply the smart card with a permanent clock signal in a permanent mode of operation. The...
|
|
|
6754837 |
Programmable stabilization interval for internal stop grant state during which core logic is supplied with clocks and power to minimize stabilization delay
An integrated circuit provides for changes to its core clock frequency and its core voltage using software programmable registers on the processor to store voltage ID (VID) values to specify core...
|
|
|
6751741 |
Computer power management apparatus and method for optimizing CPU throttling
A method to reduce the power dissipation of a system by omitting an unnecessary CPU throttling operation in a power management apparatus that performs the CPU throttling operation. A power...
|
|
|
6748547 |
System and method of controlling power consumption by dynamically controlling brightness of display with inversely proportional to operating frequency of CPU
A power control unit for a battery-driven data processing system, in which the power consumption of the whole system is prevented from increasing by controlling the clock frequency of a CPU and the...
|
|
|
6748475 |
Programmable serial port architecture and system
An interface device presents a generic serial input/output (I/O) port, whose function is programmable according to a stored sequence of instructions executed by a programmable state machine. The...
|
|
|
6742130 |
Interface apparatus, control method therefor, and information recording medium
An interface apparatus having a power-saving function, a control method therefor and an information-storing medium are provided. In the interface apparatus having a receiving means for receiving...
|
|
|
6741465 |
Cooling method and apparatus for handheld devices
A method and apparatus for cooling an electronic component within a handheld device comprised of an extension to the casing of the handheld device and at least one portion of a cooling apparatus...
|
|
|
6742132 |
Method and apparatus for generating a clock signal having a driven oscillator circuit formed with energy storage characteristics of a memory storage device
A clock signal generating circuit includes an oscillator portion that sustains a ramped oscillating clock signal in a memory storage device electrically connected to the oscillator portion, a...
|
|
|
6738675 |
Method, apparatus, and system to reduce microprocessor power dissipation
A method and apparatus for reducing a microprocessor's power dissipation. In one embodiment a microprocessor includes a clock circuit, a core coupled to said clock circuit, and an on-die logic...
|
|
|
6735707 |
Hardware architecture for a multi-mode power management system using a constant time reference for operating system support
A system for implementing a power management system in a computer system using a constant time reference to support an operating system. The system uses a PCI clock signal and a CPU clock signal to...
|
|
|
6728234 |
Method and apparatus for using a low clock frequency to maintain a time reference governed by a high clock frequency
The present invention relates to a method for maintaining a time reference which is governed by a high clock frequency produced by a first clock frequency generator, in which a changeover is...
|
|
|
6725310 |
Scalable docking architecture to support various bandwidth
Customer requirements for portable computers are grouped into logical functional groupings, which are further grouped into logical bandwidth levels. On the notebook side, all required signals for a...
|
|
|
6725384 |
Method and apparatus for enabling a wake-up event by modifying a second register to enable a second wake-up event responsive to detecting entry of data in a first register
A method and apparatus provides hardware-configured wake-up events for a computer operating system compliant with an advanced configuration and power interface (ACPI) protocol without requiring...
|
|
|
6720673 |
Voltage island fencing
A circuit for fencing input signals to circuits in a voltage island when switching between a normal and a standby power supply is disclosed. A voltage detector detects the switch over in power...
|
|
|
6718474 |
Methods and apparatus for clock management based on environmental conditions
A method and apparatus for controlling processor clock rates of a synchronous multi-processor system in response to an environmental condition of a processor. In one embodiment, a...
|
|
|
6715089 |
Reducing power consumption by estimating engine load and reducing engine clock speed
A computer system has at least one processor and at least one queue for storing instructions for execution by the processor. The processor is capable of being clocked at a plurality of rates. A...
|
|
|
6714890 |
Method, apparatus, and machine-readable medium to enhance microprocessor performance
The present invention allows enhancement of a microprocessor's performance. Microprocessor-operated devices are designed for worst-case operating conditions, a thermal design power limit, such as...
|
|
|
6714891 |
Method and apparatus for thermal management of a power supply to a high performance processor in a computer system
The temperature of a component of a processor power supply that delivers chip core current to a data processor performing in a computer system is sensed. The system has a separate, main power...
|
|
|
6711447 |
Modulating CPU frequency and voltage in a multi-core CPU architecture
A method to save power in a computer system is described. A mechanism is used to control the frequency and voltage of a central processing unit (CPU) of a multi-core CPU architecture environment...
|
|
|
6711691 |
Power management for computer systems
Power management approaches for computer systems having one or more processors are disclosed. One power management approach provides hierarchical power management. The hierarchical nature of the...
|
|
|
6711692 |
Data processing unit including central unit and peripheral unit driven by separate power supplies
A data processing unit includes a first power supply consisting of a stable power supply, a central unit operating on the firsts power supply, a second power supply, a peripheral unit operating on...
|
|
|
6708279 |
Temperature sensor calibration during powersave mode by executing a control program in a control unit and lowering clock frequency after other devices are powered off
An electronic apparatus comprising a control unit including at least a CPU, a RAM, and an I/O port; and a ROM for storing a control program executed by the CPU, further includes a power supply...
|
|
|
6704879 |
Dynamically controlling a power state of a graphics adapter
A computer system includes a power source to provide either alternating current from an electrical outlet or direct current from a battery pack. The system also includes a graphics adapter having a...
|
|
|
6704876 |
Microprocessor speed control mechanism using power dissipation estimation based on the instruction data path
A power dissipation control mechanism for a central processing unit includes a power estimation circuit for estimating the power dissipation of instructions executed by the central processing...
|
|
|
6694442 |
Method for saving power in a computer by idling system controller and reducing frequency of host clock signal used by system controller
A computer system has a central processing unit (CPU), a memory, a first power management routine, a second power management routine, a clock generator, an event controller, and a system controller...
|
|
|
6694441 |
Power management method and arrangement for bus-coupled circuit blocks
A power management system permits power-reduced operation of selected circuit blocks in a manner that requires no modification to other bus-coupled circuit blocks attempting to communicate with...
|
|
|
6694443 |
SYSTEM FOR CONTROLLING POWER OF A MICROPROCESSOR BY ASSERTING AND DE-ASSERTING A CONTROL SIGNAL IN RESPONSE TO CONDITION ASSOCIATED WITH THE MICROPROCESSOR ENTERING AND EXITING LOW POWER STATE RESPECTIVELY
Power consumption reduction control circuitry external and coupled to a processor used to execute instructions for data processing. A power management control signal is provided to the processor in...
|
|
|
6691197 |
Portable computer with enhanced performance management
A portable computer system has heat transfer mechanisms incorporated therein for transfer of heat to a docking station with active cooling capacity. A portable computer case has openings placed in...
|
|
|
6691236 |
System for altering operation of a graphics subsystem during run-time to conserve power upon detecting a low power condition or lower battery charge exists
A system and process for power conservation in a portable computer system. When the application or hardware in use allows for reduced video performance, the refresh rate of the video graphics...
|
|
|
6687843 |
Rambus DRAM with clock control circuitry that reduces power consumption
The present invention discloses a Rambus DRAM which can reduce power consumption by restricting generation of an unnecessary clock by improving command decryption when a command is applied with a...
|
|
|
6684342 |
Apparatus and method of dynamic and deterministic changes in clock frequency for lower power consumption while maintaining fast interrupt handling
An apparatus and method to provide a data processing system with reduced average power consumption while maintaining fast interrupt handling, and/or selectively change clock frequency for accessing...
|
|
|
6681336 |
System and method for implementing a user specified processing speed in a computer system and for overriding the user specified processing speed during a startup and shutdown process
The CPU operates at the highest speed in start processing of an operating system. When a power-saving driver receives a start completion message from the operating system, the power-saving driver...
|
|
|
6675304 |
System for transitioning a processor from a higher to a lower activity state by switching in and out of an impedance on the voltage regulator
A voltage regulator may switch in an extra load when the voltage regulator changes from a higher to a lower output level in response to a processor change of state in a processor-based system. The...
|
|
|
6675305 |
Power saving in a USB peripheral by providing gated clock signal to CSR block in response to a local interrupt generated when an operation is to be performed
A method and system for selectively providing a gated clock signal to a control and status register block is provided. The method performs an operation by an application on a CSR block is provided....
|
|
|
6668330 |
Constant time reference for OS support in different frequency modes
A method for providing a constant time reference to an operating system includes inputting a PCI clock and inputting a CPU clock. The method outputs a signal having a constant frequency which is a...
|
|
|
6668318 |
System and method for loading one of a plurality of operating systems and adjusting the operating frequency accordingly using transferable core computer that recognizes a system environment
In this invention a computer system having a core unit and an enclosure for the core unit is disclosed. The core unit has the ability to determine the nature of the enclosure (be it a car, house,...
|
|
|
6665804 |
Non-contact type transmission system for transferring data electromagnetically
A data transmission system includes a first device and a second device communicating with each other by electromagnetic induction. The first device includes a preparing circuit that prepares data...
|
|
|
6658576 |
Energy-conserving communication apparatus selectively switching between a main processor with main operating instructions and keep-alive processor with keep-alive operating instruction
An energy-conserving computer or information communication apparatus comprising keep-alive communication circuitry, keep-alive memory circuitry, keep-alive control means, and keep-alive operating...
|
|
|
6650189 |
Mobile device and method for the management of a standby mode in a mobile device of this kind
An RC type oscillator ( 10 ) is integrated into a processor circuit ( 2 ) of a mobile device ( 1 ). This oscillator is used to set the pace of the activity of the processor circuit during periods...
|
|
|
6647503 |
Microcomputer with re-initialization of DRAM or SRAM using non-volatile memory
The microcomputer comprises: a CPU, a DRAM installed within the microcomputer, a non-volatile memory storing a program data therein, an interface commonly used among various circuits within the...
|
|
|
6647502 |
Method and apparatus for providing power based on the amount of data stored in buffers
A power supply controlling circuit by which further reduction of power consumption in a circuit can be achieved includes a clock controller. The clock controller detects a processing state of a...
|
|
|
6640195 |
Integrated services hub self speed detection
The present invention discloses a method of automatically detecting and storing the CPU clock frequency in a telecommunications hub. The hub includes a known reference clock for a digital signal...
|
|
|
6639428 |
Method and system for dynamically clocking digital systems based on power usage
A digital circuit run in conjunction with a system clock signal. The digital circuit includes: a digital logic circuitry regulated by a clock signal and powered by a system current; and a clocking...
|
|
|
6633987 |
Method and apparatus to implement the ACPI(advanced configuration and power interface) C3 state in a RDRAM based system
A mechanism for conserving power consumption includes a processor, a memory, and a memory control hub (“MCH”). The memory is coupled to the processor and MCH is also coupled to the processor....
|
|
|
6631475 |
Microcomputer including system for controlling and maintaining the electric potential of an input terminal to improve interrupt response time
A microcomputer has an electric potential control unit, a signal generation unit, and a timing signal generation circuit. The electric potential control unit includes a transistor which controls an...
|