|
Match
|
Document |
Document Title |
|
|
6334176 |
Method and apparatus for generating an alignment control vector
The data processing system loads three input operands, including two input vectors and a control vector, into vector registers and performs a permutation of the two input vectors as specified by...
|
|
|
6282634 |
Apparatus and method for processing data having a mixed vector/scalar register file
A floating point unit is provided with a register bank comprising 32 registers that may be used as either vector registers of scalar registers. A data processing instruction includes at least one...
|
|
|
6212617 |
Parallel processing method and system using a lazy parallel data type to reduce inter-processor communication
A parallel programming system provides a lazy collection oriented data type that reduces inter-processor communication in programs executed on parallel computers. The lazy collection oriented data...
|
|
|
6189094 |
Recirculating register file
A floating point unit having a register bank containing a plurality of registers supports vector operations that execute a specified operation a plurality of times upon a sequence of data values...
|
|
|
6173366 |
Load and store instructions which perform unpacking and packing of data bits in separate vector and integer cache storage
A multimedia extension unit (MEU) is provided for performing various multimedia-type operations. The MEU can be coupled either through a coprocessor bus or a local CPU bus to a conventional...
|
|
|
6141673 |
Microprocessor modified to perform inverse discrete cosine transform operations on a one-dimensional matrix of numbers within a minimal number of instructions
A multimedia extension unit (MEU) is provided for performing various multimedia-type operations. The MEU can be coupled either through a coprocessor bus or a local central processing unit (CPU) bus...
|
|
|
6098162 |
Vector shift functional unit for successively shifting operands stored in a vector register by corresponding shift counts stored in another vector register
Vector shifting elements of a vector register by varying amounts in a single process is achieved in a vector supercomputer processor. A first vector register contains a set of operands, and a...
|
|
|
6088782 |
Method and apparatus for moving data in a parallel processor using source and destination vector registers
A Single Instruction Multiple Data processor apparatus for implementing algorithms using sliding window type data is shown. The implementation shifts the elements of a Destination Vector Register...
|
|
|
6085305 |
Apparatus for precise architectural update in an out-of-order processor
A processor including at least one execution unit generating out-of-order results and out-of-order condition codes. Precise architectural state of the processor is maintained by providing a results...
|
|
|
6073158 |
System and method for processing multiple received signal sources
A system and method for time slicing multiple received data streams utilizing multiple processors in such a manner as to ensure that all processors are running at full capability and are...
|
|
|
6065114 |
Cover instruction and asynchronous backing store switch
A computer-implemented method of switching contexts in a processor is provided. The processor includes a register stack (RS) that has first and second portions. The processor includes a register...
|
|
|
6058465 |
Single-instruction-multiple-data processing in a multimedia signal processor
A vector processor architecture provides vector registers of fixed size having data elements of programmable size and type. The type and size for data elements are defined by instructions which...
|
|
|
6006315 |
Computer methods for writing a scalar value to a vector
A method is provided for writing a scalar value to a vector V1 without reading the vector from a storage device. A scalar value to be written into the vector at a specified position and a scalar...
|
|
|
5996057 |
Data processing system and method of permutation with replication within a vector register file
The data processing system of the present invention loads three input operands, including two input vectors and a control vector, into vector registers and performs a permutation of the two input...
|
|
|
5928350 |
Wide memory architecture vector processor using nxP bits wide memory bus for transferring P n-bit vector operands in one cycle
A wide memory architecture is provided for storing data associated with a vector processor. Additionally, a method for accessing a wide memory architecture is provided. The wide memory architecture...
|
|
|
5901324 |
Parallel processor system for transmitting data in small buffers
In a parallel processor system, each processor is connected to a secondary memory. A main memory of a sender processor has first small buffers and a main memory of a receiver processor has second...
|
|
|
5887183 |
Method and system in a data processing system for loading and storing vectors in a plurality of modes
A vector having a plurality of elements is stored in an input storage area, wherein the vector elements are stored in a first pattern. Thereafter, the elements are transferred, in a first order,...
|
|
|
5848234 |
Object procedure messaging facility
Service requests from client objects in a computer network are processed in accordance with the desirability of use of the transport network available for communication with the server objects so...
|
|
|
5848286 |
Vector word shift by vo shift count in vector supercomputer processor
Vector shifting elements of a vector register by varying amounts in a single process is achieved in a vector supercomputer processor. A first vector register contains a set of operands, and a...
|
|
|
5845131 |
Multiprocessor system employing an improved self-coded distributed interrupt arbitration technique
A multiprocessor system has a shared bus and a plurality of processor modules, wherein the shared bus includes an interrupt bus and each of the processor module contains an interrupt controller....
|
|
|
5826095 |
Method and apparatus for maintaining the order of data items processed by parallel processors
A data processing system includes two or more parallel processors, a distributor and a combiner. The processors process input data items and generate corresponding output data items. The...
|
|
|
5809552 |
Data processing system, memory access device and method including selecting the number of pipeline stages based on pipeline conditions
A memory accessing device and method, in a data processing system which has pipelines, for correctly associating prefetched addresses from an address bus with corresponding prefetched data from a...
|
|
|
5805917 |
Parallel processing system with a plurality of communication register modules
A parallel processing system includes a plurality of processors, a plurality of communication register modules each including a communication register, and an interconnecting network for connecting...
|
|
|
5802384 |
Vector data bypass mechanism for vector computer
A bypass mechanism in a vector computer is disclosed. The vector register bypasses data to be written in the inner registers from input or output of the write data register. The bypass mechanism is...
|
|
|
5790821 |
Control bit vector storage for storing control vectors corresponding to instruction operations in a microprocessor
A control bit vector storage is provided. The present control bit vector storage (preferably included within a functional unit) stores control bits indicative of a particular instruction. The...
|
|
|
5754876 |
Data processor system for preloading/poststoring data arrays processed by plural processors in a sharing manner
Preload register groups are respectively provided for the plurality of scalar processors which execute iterative processing in distributed manner. Each group consists of preload registers...
|
|
|
5590353 |
Vector processor adopting a memory skewing scheme for preventing degradation of access performance
A vector processor includes a storage control apparatus which incorporates an access request buffer unit equipped with an address decoding unit having address decoder circuits corresponding to all...
|
|
|
5553309 |
Device for high speed evaluation of logical expressions and high speed vector operations
A logical expression operation device is embodied in hardware and is provided with an evaluation value operation means to operate logical expressions in vector data format and an evaluation value...
|
|
|
5544337 |
Vector processor having registers for control by vector resisters
The present invention is an improved high performance scalar/vector processor. In the preferred embodiment, the scalar/vector processor is used in a multiprocessor system. The scalar/vector...
|
|
|
5517666 |
Program controlled processor wherein vector distributor and vector coupler operate independently of sequencer
A program controlled processor comprises a scalar processing unit 101 for normal data (=scalar) operations and branch processing, a plurality of vector processing units 102 of identical structure,...
|
|
|
5497467 |
Vector data buffer and method of reading data items from a banked storage without changing the data sequence thereof
A vector data processor includes a vector data buffer for receiving a plurality of arrayed data items requested from a storage including a plurality of storage banks (banks-0-3 in FIG. 2) for...
|
|
|
5392443 |
Vector processor with a memory assigned with skewed addresses adapted for concurrent fetching of a number of vector elements belonging to the same vector data
A plurality of storage control units are employed in the storage control unit section; moreover, two requester modules are adopted in association with these storage control units. Each memory...
|
|
|
5390352 |
Vector processing device comprising a single supplying circuit for use in both stride and indirect vector processing modes
A device for processing vector data for a memory device into indirect memory input data and an indirect address signal or stride vector input data and a stride address signal depending on whether...
|
|
|
5349677 |
Apparatus for calculating delay when executing vector tailgating instructions and using delay to facilitate simultaneous reading of operands from and writing of results to same vector register
Improved performance is obtained in computers of the type having vector registers which communicate with one or more functional units and common memory. As elements of a vector are read from a...
|
|
|
5251309 |
System for measuring the efficiency of accessing vector elements using interelement distance of vector data or bank conflicts
A data processing apparatus includes a register, an access time counter, a comparator, and a bank waiting time counter. The register calculates a minimum period of time required to access all...
|
|
|
5226171 |
Parallel vector processing system for individual and broadcast distribution of operands and control information
A parallel processing system utilizes a plurality of simultaneously operable arithmetic units to provide matrix-vector products, with each of the arithmetic units implementing the matrix-vector...
|
|
|
5197130 |
Cluster architecture for a highly parallel scalar/vector multiprocessor system
A cluster architecture for a highly parallel multiprocessor computer processing system is comprised of one or more clusters of tightly-coupled, high-speed processors capable of both vector and...
|
|
|
5187796 |
Three-dimensional vector co-processor having I, J, and K register files and I, J, and K execution units
The present invention is a three-dimensional vector co-processing system (3DVCP) including the datapath of a three-dimensional vector co-processor having a register-to-register architecture and...
|
|
|
5168573 |
Memory device for storing vector registers
A vector register provides the capability for simultaneously writing through at least two write ports and simultaneous reading from at least two read ports. In addition, a barber pole technique for...
|
|
|
5019969 |
Computer system for directly transferring vactor elements from register to register using a single instruction
The movement of a set of element data in a computer is achieved by a plurality of vector registers and a moving unit which can move a set of element data from one vector register to another...
|
|
|
5019968 |
Three-dimensional vector processor
A robotics-control processor for performing real-time inverse kinematics and inverse dynamics calculations involving three-dimensional vectors. The processor employs a three-wide register and...
|
|
|
5010477 |
Method and apparatus for transferring vector data between parallel processing system with registers & logic for inter-processor data communication independents of processing operations
A parallel processor system having a plurality of processor elements includes transfer information generation circuit for generating transfer information by adding to vector data a data identifier...
|
|
|
5001626 |
Vector processor
In a vector processor in which a plurality of load/store pipelines from a plurality of arithmetic units and a main storage are used for input/output operations of vector data on a plurality of...
|
|
|
4980817 |
Vector register system for executing plural read/write commands concurrently and independently routing data to plural read/write ports
A vector register provides the capability for simultaneously writing through at least two write ports and simultaneously reading from at least two read ports. In addition, a barber pole technique...
|
|
|
4967343 |
Pipelined parallel vector processor including parallel configured element processors for processing vector elements in parallel fashion
A pipelined parallel vector processor is disclosed. In order to increase the performance of the parallel vector processor, the present invention decreases the time required to process a pair of...
|
|
|
4888682 |
Parallel vector processor using multiple dedicated processors and vector registers divided into smaller registers
A pipelined paralled vector processor decreases the time required to process the elements of a single vector stored in a vector register. Each vector register of a plurality of vector registers is...
|
|
|
4884190 |
High performance parallel vector processor having a modified vector register/element processor configuration
A parallel vector processor includes a plurality of vector registers, each vector register being subdivided into a plurality of smaller registers. A vector is stored in each vector register, the...
|
|
|
4860245 |
Vector data processing system comprising an I/O control for each vector data processor and another I/O control for at least one other vector data processor
In a processing system including a predetermined number m of vector data processors, a distributor (42) and a selector (47) are used together with a bus (51) in moving vector elements within each...
|
|
|
4858115 |
Loop control mechanism for scientific processor
A loop control mechanism is described for use in a vector-oriented scientific data processing system. Because of the vector-oriented nature of scientific programs used on digital data processing...
|
|
|
4853890 |
Vector processor
In a vector processor including pipeline processors and means for synchronously controlling each component, there is provided an FIFO memory for temporarily storing the output of each pipeline...
|