Matches 1 - 50 out of 63 1 2 >

CobaltIP-faceted-search-demo
Match Document Document Title
7640155 Extensible memory architecture and communication protocol for supporting multiple devices in low-bandwidth, asynchronous applications  
A target interface system for interfacing selected components of a communication system and methods for manufacturing and using same. The target interface system includes target interface logic...
7526693 Initial decision-point circuit operation mode  
A circuit that includes a controller and at least one control I/O pin. When the controller is placed into an initial state, the controller initializes the circuit into an initial operation mode....
7447874 Method and system for designing a flexible hardware state machine  
Method and system for performing hardware tasks using a hardware state machine and a processor is provided. The method includes, setting a breakpoint for a state machine state; running the...
7421384 Semiconductor integrated circuit device and microcomputer development supporting device  
During software development, a multichip module is used which encloses a target chip and a development chip in one package. A CPU of the development chip fetches instructions from a flash memory in...
7409531 Integrated micro-controller and programmable device  
A single-IC subsystem controller for controlling electronic devices and subsystems within computer systems and other large electronic systems. The single-IC subsystem controller includes a...
7263627 System and method having strapping with override functions  
A system and method allow for overriding of a strapping option. A strapping signal places a device (e.g., a processor) in first state or mode (e.g., client or master). An override system places the...
7218562 Recovering bit lines in a memory array after stopped clock operation  
In one embodiment, an apparatus comprises a plurality of memory cells; first and second bit lines coupled to the plurality of memory cells; a first and second bit line precharge circuits coupled to...
7139905 Dynamic endian switching  
The dynamic switching of a bi-endian processor between endian modes is described. A device having the bi-endian processor may also have an endian select circuit. The endian select circuit may...
6925554 Method of programming USB microcontrollers  
An apparatus comprising a microcontroller configured to (i) send or receive data over one or more data lines when in a first mode and (ii) be programmed through said data lines when in a second mode.
6813729 Programmable bi-directional MII testing methodology and device including same  
The network interface device has multiple blocks having internal connections, and has an external interface. The network interface device is configurable to reroute one or more of the internal...
6766381 VLSI network processor and methods  
A network processor useful in network switch apparatus and methods of operating such a processor in which data flow handling and flexibility is enhanced by the cooperation of a plurality of...
6748507 Single-chip microcomputer with integral clock generating unit providing clock signals to CPU, internal circuit modules and synchronously controlling external dynamic memory  
A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an...
6560750 Method for providing master-slave heat-swapping apparatus and mechanism on a mono-ATA bus  
The present invention relates to a method for providing a master-slave hot-swapping apparatus and mechanism for use with an ATA bus. A bus controller and a bus separator are employed for isolating...
6507881 Method and system for programming a peripheral flash memory via an IDE bus  
A system for programming a periphery flash ROM is provided. The system in-cludes a host computer, an IDE interface, a flash controller, a flash ROM, and a micro-processor. The flash controller is...
6502182 Digital signal processing device  
A digital signal processing device applicable to a signal processing system using a CPU is mainly configured by an external memory and a digital signal processor (i.e., DSP), which are connected...
6502143 Intelligent interface cable assembly and method of providing the same  
A method and apparatus for interfacing a weighing scale and one or more peripheral devices which includes a single intelligent interface cable assembly connected between a weighing scale and a...
6460131 FPGA input output buffer with registered tristate enable  
In accordance with the present invention, an FPGA input/output buffer including a tristate enable register is provided. A bus line provides the FPGA output through a tristate buffer to the pad or...
6412055 Method and apparatus for product development  
A method and apparatus for allowing developers to develop software for their product. The method includes providing a first mode signal to a processor to operate in a development mode. The method...
6397322 Integrated intrinsically safe input-output module  
A method and system for performing a task in an intrinsically safe environment using an intrinsically safe, integrated module located on the safe side to convey signals to and from a field device...
6393547 Circuit for time-sharing of configurable I/O pins  
A circuit for efficiently time-sharing the output and input configuration of a microprocessor I/O pin. The circuit includes a microprocessor having at least one I/O pin which can be selectively...
6336181 Microcomputer having built-in serial input-output circuit  
A microcomputer is realized having a built-in SIO which is able to correspond to a LAN which requires strict timing control and also correspond to a high speed serial communication. A counter...
6298402 Method for rewriting data including program in an information processing apparatus and an information processing apparatus capable of rewriting data including program  
For rewriting data, which includes programs, stored in a programmable ROM, a receiving-side information processing apparatus first transfers a reception program included in the data stored in the...
6226753 Single chip integrated circuit with external bus interface  
A semiconductor integrated circuit for suppressing power consumption is provided. In the case where an internal signal should be monitored from outside the circuit, an output control circuit...
6223265 Single-chip microcomputer synchronously controlling external synchronous memory responsive to memory clock signal and clock enable signal  
A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an...
6182204 PC card capable of providing multiple and/or different card information structures to a personal computer  
In the CIS installation area of a PC card, the A region contains the basic attribute information of the card, the B region contains data of CIS1 for a modem, and the C region contains CIS2 for an...
6175914 Processor including a combined parallel debug and trace port and a serial port  
A processor provides trace capability. Trace information can be provided over a communication port that is operable both as a trace port and as a parallel debug port. The trace port provides trace...
6175913 Data processing unit with debug capabilities using a memory protection unit  
A data processing unit is described which comprises a central processing unit, a bus coupled with the central processing unit to access a device via address and data lines coupled with the bus. A...
6115131 Embedded display list interpreter for multiprocessor-based printer  
A processing unit for a printer system. The processing unit is comprised of a master processor and multiple parallel processors. The master processor builds the display list from a page description...
6058468 Central processing unit and microcomputer having testing of circuitry external to the central processing unit  
A microcomputer has a first external terminal for receiving an external control signal that indicates a test mode of peripheral circuits, and a second external terminal connected to a data bus. A...
6041401 Computer system that places a cache memory into low power mode in response to special bus cycles executed on the bus  
A circuit for placing an external or L2 cache memory into low power mode in response to certain special cycles executed by the microprocessor. In particular, the special cycles are the stop grant...
6006304 Apparatus and method for calculating an erasure time for data stored in a flash memory  
A system includes a microcomputer. The microcomputer includes a clock signal circuit, a measuring circuit, a central processing unit, and a flash memory. A user sets a frequency of a clock signal...
6000027 Method and apparatus for improved graphics/image processing using a processor and a memory  
A smart video memory (10) is provided that includes data storage (12 and 18), a serial access memory (19), and a processing core (14 and 16) for executing instructions stored in the data storage...
5991867 Transmit scheduler for an asynchronous transfer mode network and method of operation  
A transmit scheduler and method of operation are provided for an asynchronous transfer mode network. The transmit scheduler is operable to write data to and read data from a scheduler table and a...
5956520 Microcomputer for accessing a memory outside the chip by using an address generated from the CPU  
An external bus I/F section has a function in which, when a bus access is requested by an instruction execution section, high-order several bits of a logical address generated by a CPU are...
5954812 Apparatus for caching system management memory in a computer having a system management mode employing address translation  
A microprocessor has an internal cache memory which can cache a mix of normal system memory and system management mode memory. An address translator passes an address unchanged if a system...
5935236 Microcomputer capable of outputting pulses  
A microcomputer capable of outputting pulses in which an arithmetic processing unit outputs pulse control data according to the receiving of a trigger signal transferred from a trigger circuit, a...
5937203 Port for fine tuning a central processing unit  
A central processing unit (hereinafter "CPU") has a number of functional units and a tuning port for modifying one or more parameters of the functional units (hereinafter "tunable units"). The...
5933642 Compiling system and method for reconfigurable computing  
A compiling system and method for generating a sequence of program instructions for use in a dynamically reconfigurable processing unit having an internal hardware organization that is selectively...
5927218 Buffer circuit on a module  
A buffer circuit of a decentralized peripheral module. The buffer circuit has three input and three output signal storage areas, which can be selectively connected to a bus interface or a module...
5862398 Compiler generating swizzled instructions usable in a simplified cache layout  
The software which produces a shuffled bit stream which bit stream allows for a simplified cache layout. This object is met using computer software which includes code for receiving a compiled and...
5822610 Mappable functions from single chip/multi-chip processors for computers  
A distributed computer system comprising a plurality of engines where each engine is useable to form a separate, integrated computer system. The distributed computer system is the functional...
5802270 Integrated circuit having an embedded digital signal processor and externally testable signal paths  
An integrated circuit chip comprises a digital signal processor core (12) formed on a portion of the surface area of the chip (10). The digital signal processor (12) has a read only memory (14), a...
5790882 Programmable logic device placement method utilizing weighting function to facilitate pin locking  
A method for placing a logic function into the function blocks of a complex programmable logic device (CPLD) to maintain the same input/output pin locations after the logic function is subsequently...
5787299 Pin selection system for microcontroller having multiplexer selects between address/data signals and special signals produced by special function device  
A microcontroller with selectable function external pins. Program controllable configuration registers control pin function selection through multiplexers which select between data/address lines...
5768612 Interface allowing use of a non-PCI standard resource on a PCI standard bus  
An interconnect mechanism for allowing use of an IDE compatible add-in card in a PCI compliant expansion slot. Unused PCI pins are exploited to provide for proper routing of necessary interrupt...
5754879 Integrated circuit for external bus interface having programmable mode select by selectively bonding one of the bond pads to a reset terminal via a conductive wire  
A method and apparatus for allowing an integrated circuit to be hard-wired into one of a plurality of modes of operation by providing a plurality of mode bonding pads (104-108). Based upon customer...
5694611 Microcomputer including internal and direct external control of EEPROM and method of making the microcomputer  
A microcomputer including an EEPROM in which data may be stored and from which stored data may be read either under control of a central processing unit of the microcomputer or under direct...
5617549 System and method for selecting and buffering even and odd instructions for simultaneous execution in a computer  
The present invention is directed to a system and method for selecting instruction words from a memory system for simultaneous execution in an execution unit of a computer system. In one example,...
5606715 Flexible reset configuration of a data processing system and method therefor  
A mask programmable register (40) determines a default configuration of a data processor during a reset operation. The default configuration is driven to a plurality of external integrated circuit...
5600845 Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor  
An integrated circuit computing device is comprised of a dynamically configurable Field Programmable Gate Array (FPGA). This gate array is configured to implement a RISC processor and a...
Matches 1 - 50 out of 63 1 2 >