|
Match
|
Document |
Document Title |
|
|
6182207 |
Microcontroller with register system for the indirect accessing of internal memory via auxiliary register
To accelerate read operations, or the operations that modify the operating parameters of a microcontroller, an interface is provided with three registers--an address register, an instruction and...
|
|
|
6182204 |
PC card capable of providing multiple and/or different card information structures to a personal computer
In the CIS installation area of a PC card, the A region contains the basic attribute information of the card, the B region contains data of CIS1 for a modem, and the C region contains CIS2 for an...
|
|
|
6182205 |
Microcomputer PC-cards
The invention relates to exchangeable memory or PC-cards with several integrated circuits for personal computers. These PC-cards are used as a large capacity mass memory for replacing floppy disks...
|
|
|
6167493 |
Semiconductor apparatus and read access method
A CPU performs read access to a plurality of resources. A plurality of buffers connect the plurality of resources to the CPU, respectively. The CPU causes one of the plurality of buffers connected...
|
|
|
6157973 |
Microcomputer having memory and processor formed on the same chip to increase the rate of information transfer
A first memory of a large storage capacity is connected to a DQ pad for inputting and outputting an information signal through a bus interface unit. A first bidirectional transfer circuit and a...
|
|
|
6154830 |
Microprocessor
On a microprocessor chip mounting a central processing unit (CPU) for controlling the entire operation of electronic equipment and a digital signal processor (DSP) for processing a specific signal...
|
|
|
6154834 |
Detachable processor module containing external microcode expansion memory
An electronic system and a processing unit supporting a flexible microcode space and Basic Input/Output System (BIOS) space. The electronic system features a first circuit board having a connector...
|
|
|
6125416 |
Method and device for communicating across a chip boundary including a serial-parallel data packet converter having flow control logic
A single chip integrated circuit device includes a bus system for effecting communication of parallel data on chip, functional circuitry connected to the bus system for executing an operation in...
|
|
|
6058468 |
Central processing unit and microcomputer having testing of circuitry external to the central processing unit
A microcomputer has a first external terminal for receiving an external control signal that indicates a test mode of peripheral circuits, and a second external terminal connected to a data bus. A...
|
|
|
6052772 |
Memory request protocol method
A memory request protocol allows a memory request to be withdrawn or "cancelled" without penalty so no memory resource is wasted in doing so during an assigned "cancel window". When the memory card...
|
|
|
6032213 |
PC core logic chipset comprising a serial register access bus
A computer system includes first and second integrated circuits. The first integrated circuit provides a first input/output bus operating in accordance with a first protocol, such as ISA. The first...
|
|
|
6029241 |
Processor architecture scheme having multiple bank address override sources for supplying address values and method therefor
A processor architecture scheme which allows for encoding multiple addressing modes and which has multiple sources for generating a bank address value. The processor architecture scheme has a...
|
|
|
6021483 |
PCI-to-PCI bridges with a timer register for storing a delayed transaction latency
To improve the efficiency of delayed transactions in bus-to-bus bridge systems which include at least one interface to a PCI bus, a bridge system is disclosed including at least a primary interface...
|
|
|
6016521 |
Communication control device
A communication control device has a central processing unit (3), an input data buffer (14), an output data buffer (15), a readout reload register (17), an output reload register (18), and a timer...
|
|
|
6004022 |
Product sum operation apparatus
A product sum operation apparatus in which an increase in the circuit scale of the product sum operation apparatus can be suppressed and the operation speed can be increased even when the number of...
|
|
|
5963741 |
Information processor which rewrites instructions in program to dynamically change program structure and method therefor
An information processor comprises a program storage unit and a control unit, the control unit includes a procedure insertion table in which information regarding an embedding point in a program...
|
|
|
5944806 |
Microprocessor with versatile addressing
A processor performs data transactions. For a first data transfer between the processor and a first external device which uses non-multiplexed data transactions, a first address is placed on an...
|
|
|
5943492 |
Apparatus and method for generating external interface signals in a microprocessor
An apparatus for generating control signals of a microprocessor includes a memory, for example, a pattern holding register storing an arbitrary bit pattern. The holding register can be loaded by...
|
|
|
5928354 |
Method for a microcomputer to access an instruction code from memory
A memory access method in a microcomputer for a CPU to fetch an instruction code from a memory when an instruction queue buffer does not contain the instruction code, comprising the steps of...
|
|
|
5923894 |
Adaptable input/output pin control
A pin control unit and a plurality of addressable storage locations are provided to an integrated circuit to control the input/output (I/O) pins of a functional block of the integrated circuit or...
|
|
|
5918064 |
Data processing system having an input/output coprocessor with a separate visibility bus
A data processing system includes a central processing unit (CPU) (20), a peripheral bus (32), and an input/output (I/O) coprocessor (38). The CPU (20) and the I/O coprocessor (38) are coupled to...
|
|
|
5889974 |
Method and apparatus for the detection of reordering hazards
In a computer system processing out of order commands, a method for detecting situations in which errors could be caused by execution of an out of order command. The method includes the steps of...
|
|
|
5881256 |
Bus interface unit capable of simultaneously proceeding with two bus cycles in a high-performance microprocessor
A bus interface unit of a microprocessor which can simultaneously process bus cycle's requests coming from various pipelines during for one cycle in the pipelined high-performance microprocessor of...
|
|
|
5852742 |
Configurable data processing pipeline
A print data processing pipeline for use in a color electrophotographic printer optimizes print quality and minimizes memory usage by separately processing lossy and lossless print data. Lossy...
|
|
|
5848247 |
Microprocessor having PC card interface
A microprocessor comprising a bus state controller and for use in a personal computer or the like. The bus state controller includes control registers such as wait controllers, and in parallel...
|
|
|
5841996 |
Serial communication interface system having programmable microcontroller for use in a battery pack
A microcontroller for use in battery charging and monitoring applications is disclosed. The microcontroller includes a microprocessor and various front-end analog circuitry such as a slope A/D...
|
|
|
5828897 |
Hybrid processor and method for executing incrementally upgraded software
Computer apparatus having a first processor that runs legacy software implemented using a first instruction set, and a second processor that runs new or updated software using a second instruction...
|
|
|
5828825 |
Method and apparatus for pseudo-direct access to embedded memories of a micro-controller integrated circuit via the IEEE test access port
A method and apparatus are provided for testing memory locations of embedded memories or on-board caches of a micro-controller, a micro-processor or a CPU-based integrated circuit through use of a...
|
|
|
5812881 |
Handshake minimizing serial to parallel bus interface in a data processing system
A serial/parallel interface for interfacing the serial port of a microcontroller with parallel bus devices, and a protocol for communicating with the same. The interface operates to maximize...
|
|
|
5802270 |
Integrated circuit having an embedded digital signal processor and externally testable signal paths
An integrated circuit chip comprises a digital signal processor core (12) formed on a portion of the surface area of the chip (10). The digital signal processor (12) has a read only memory (14), a...
|
|
|
5790883 |
Multiple ports storage device with programmable overlapped data bits access
A storage portion places data through a data output buffer on a data line D0 P when a control line R00H becomes active, and places data through a data output buffer on a data line D0 Q when a...
|
|
|
5765019 |
Microcomputer with built-in serial input-output circuit and collision detection circuit responsive to common input-output line being occupied
Even in the case where a microcomputer according to the present invention is directly connected to a bus in a LAN, it is possible to upgrade the data transfer speed of the LAN. When a built-in...
|
|
|
5752063 |
Write inhibited registers
The invention provides a simple I/O port which can be used to support a variety of system functions such as a revision, configuration or identification register. This port is provided with a means...
|
|
|
5745774 |
Integrated circuit having software controllable internal clock generator and switch connecting batteries in series or parallel for power conservation
An integrated circuit of this invention includes a processor, a first circuit for generating a clock signal, and a second circuit for selecting a suitable line voltage. The first circuit generates...
|
|
|
5689714 |
Method and apparatus for providing low power control of peripheral devices using the register file of a microprocessor
A method and apparatus for providing low power management of a data processing system (FIG. 1) involves a CPU (12) communicating to a register file (16) in a processor (10). The CPU (12)...
|
|
|
5671435 |
Technique for software to identify features implemented in a processor
A specialized set of read-only identification (ID) registers are used to store information relating to a microprocessor and its associated attributes, so that microcode is not needed to sequence...
|
|
|
5671434 |
Microprocessor controlled apparatus
A microprocessor controlled apparatus includes a microprocessor (2) with e.g. eight address lines (A, 0 ,A 1 . . . A 7 ) on which signals may be applied by the microprocessor for selectively...
|
|
|
5659760 |
Microprocessor having interrupt vector generation unit and vector fetching command unit to initiate interrupt processing prior to returning interrupt acknowledge information
A microprocessor for performing an interrupt operation receives an interrupt-enable signal representative of occurrence of at least interrupt request and interrupt level information representative...
|
|
|
5652904 |
Non-reconfigurable microprocessor-emulated FPGA
In accordance with the present invention, a microprocessor controlled device is provided which appears to a user to be a programmable logic device. Signals are taken from and placed on external...
|
|
|
5649219 |
Microcomputer having a region definable by user
In a microcomputer with built-in SOG region system debugging is made possible using a gate array provided outside the microcomputer by supplying signals transferred between a CPU and the gate array...
|
|
|
5640582 |
Register stacking in a computer system
A computer system provides an expanded register set by employing transparent register stacks for each general purpose register. Each general purpose register and its corresponding set of auxiliary...
|
|
|
5640585 |
State machine bus controller
A state machine bus controller for interfacing the CPU of a micro-computer based system with memory and I/O device is described. The controller, while capable of interfacing with a bus which is...
|
|
|
5621694 |
Semiconductor integrated device with an improved performance
A semiconductor integrated circuit, which can process n-bit (n is an integer, n>1) instructions or data at a time, has queues for storing instructions or data of m (m>1) times n bits received...
|
|
|
5619720 |
Digital signal processor having link ports for point-to-point communication
A monolithic digital signal processor includes a core processor for performing digital signal computations, an I/O processor for controlling external access to and from the digital signal processor...
|
|
|
5615402 |
Unified write buffer having information identifying whether the address belongs to a first write operand or a second write operand having an extra wide latch
A superscalar superpipelined microprocessor having a write buffer located between the core and cache is disclosed. The write buffer is controlled to store the results of write operations to memory...
|
|
|
5615382 |
Data transfer system for buffering and selectively manipulating the size of data blocks being transferred between a processor and a system bus of a computer system
A data transfer device for coupling a processor to a system bus. The data transfer device includes data packers and unpackers for converting between data blocks of a first size and data blocks of a...
|
|
|
5613144 |
Serial register multi-input multiplexing architecture for multiple chip processor
An architecture for a serial multi-chip package digital controller including a controller oriented processor die and a separate non-volatile memory die. The architecture provides for a low pin...
|
|
|
5606710 |
Multiple chip package processor having feed through paths on one die
An architecture for a serial multi-chip package digital controller including a controller oriented processor die and a separate non-volatile memory die. The architecture provides for a low pin...
|
|
|
5603041 |
Method and system for reading from a m-byte memory utilizing a processor having a n-byte data bus
A method and system are disclosed for reading data from an m-byte memory device utilizing a processor having an n-byte data bus, where m is less than or equal to n, which do not require the...
|
|
|
5596765 |
Integrated processor including a device for multiplexing external pin signals
An integrated processor is fabricated on a single monolithic circuit and employs circuitry to accommodate data-intensive, view-intensive and voice-intensive requirements of modern-day PIDs. The...
|