|
Match
|
Document |
Document Title |
|
|
6925554 |
Method of programming USB microcontrollers
An apparatus comprising a microcontroller configured to (i) send or receive data over one or more data lines when in a first mode and (ii) be programmed through said data lines when in a second mode.
|
|
|
6918027 |
System and method for in-system programming through an on-system JTAG bridge of programmable logic devices on multiple circuit boards of a system
A system, such as a complex computer system, incorporates several programmable logic devices coupled to load their configuration code from associated EEPROMs; typically this load is automatic on...
|
|
|
6918025 |
IC with wait state registers
A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for...
|
|
|
6901502 |
Integrated circuit with CPU and FPGA for reserved instructions execution with configuration diagnosis
A semiconductor integrated circuits can send and receive signals to and form a configuration memory. The semiconductor integrated circuits is provided therein wiht an instruction memory, an...
|
|
|
6886092 |
Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion
A method and apparatus for processing data within a programmable gate array begins when a fixed logic processor that is embedded within the programmable gate array detects a custom operation code....
|
|
|
6877010 |
System and method for computer-assisted manual and automatic logging of time-based media
A customizable logging and content management system for indexing multimedia, including a synchronized timer object that provides a time reference upon request in connection with the media, and a...
|
|
|
6823505 |
Processor with programmable addressing modes
A programmable address arithmetic unit and method for use on microprocessors, microcontrollers, and digital signal processors is described. The addressing arithmetic unit incorporates a...
|
|
|
6775760 |
Integrated circuit and recording medium on which data on integrated circuit is recorded
In an integrated circuit, an FPGA ( 2 ) has functions of a CPU core ( 5 ), and includes a user's circuit and so forth. This configuration allows the number of implemented components such as...
|
|
|
6772276 |
Flash memory command abstraction
Flash memory device capable of interpreting a write cycle and one or more subsequent write cycles as a generic command that includes one or more specific flash memory commands. The flash memory...
|
|
|
6748507 |
Single-chip microcomputer with integral clock generating unit providing clock signals to CPU, internal circuit modules and synchronously controlling external dynamic memory
A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an...
|
|
|
6748515 |
Programmable vendor identification circuitry and associated method
An integrated circuit device and associated method are disclosed utilizing on-chip programmable circuitry that receives and stores vendor identification information, in particular, for devices...
|
|
|
6662285 |
User configurable memory system having local and global memory blocks
A data processing system having a user configurable memory controller, one or more local block RAMs, one or more global block RAMs and a processor core can be configured in a single field...
|
|
|
6636989 |
Electronic control apparatus and method for on-board rewriting of non-volatile memories
An electronic control apparatus for vehicles has at least two microcomputers, each having a non-volatile flash memory which stores a vehicle control program and data. Each microcomputer is reset...
|
|
|
6594723 |
Method and apparatus for updating data in nonvolatile memory
A computer system includes a Flash or other nonvolatile memory. A program(s) to coordinate data transfers is loaded into a volatile system memory to transfer data from an external device to the...
|
|
|
6588008 |
Assembler tool for processor-coprocessor computer systems
A central processor-coprocessor assembly comprising an assembler software tool for extending the base central processor tasks into at least one coprocessor. What is important is that the assembler...
|
|
|
6584540 |
Flash memory rewriting circuit for microcontroller
A flash memory rewriting circuit capable of rewriting a flash ROM without Presenting any problem from the viewpoint of security of programs. In a transfer Program storing region of the flash ROM is...
|
|
|
6557092 |
Programmable ALU
A programmable arithmetic and logic unit (ALU) comprising a plurality of data selectors, the data selectors having corresponding data input lines; a plurality of ALU function input lines wherein...
|
|
|
6553481 |
System and method for smart card with memory
A system method and computer program for smart card with memory is disclosed. A very low cost approach two embodiment is disclosed, making use of a microcontroller with a FLASH memory or a WORM...
|
|
|
6532514 |
System and method for handling a power supply interruption in a non-volatile memory
A system for handling a power supply interruption in a non-volatile memory ( 10 ) is disclosed that includes a status indicator set ( 20 ) for each sector ( 16 ) of a non-volatile memory array ( 14...
|
|
|
6502182 |
Digital signal processing device
A digital signal processing device applicable to a signal processing system using a CPU is mainly configured by an external memory and a digital signal processor (i.e., DSP), which are connected...
|
|
|
6460131 |
FPGA input output buffer with registered tristate enable
In accordance with the present invention, an FPGA input/output buffer including a tristate enable register is provided. A bus line provides the FPGA output through a tristate buffer to the pad or...
|
|
|
6453397 |
Single chip microcomputer internally including a flash memory
A single chip microcomputer 1 internally includes a flash memory 2 , a communication port 5 , a CPU 4 , an internal ROM 3 , and a programming control circuit 6 . The flash memory 2 ...
|
|
|
6449740 |
Conductive paths controllably coupling pad groups arranged along one edge to CPU and to EEPROM in test mode
An EEPROM is incorporated in a single chip microcomputer for storing programmed instruction codes, and is tested before separation of a semiconductor wafer into semiconductor chips, wherein pads...
|
|
|
6430673 |
Motor vehicle control unit having a processor providing a first and second chip select for use in a first and second operating mode respectively
A control unit that includes a processor having at least a first chip select output and a second chip select output. A signal provided by the first chip select output is activated during a normal...
|
|
|
6421823 |
Bidirectional socket stimulus interface for a logic simulator
A communications socket between a logic simulator and a system for generating input stimuli based on the current state of the logic simulator is provided. Input stimuli to the logic simulator for...
|
|
|
6393504 |
Dynamic address mapping and redundancy in a modular memory device
A memory device which utilizes a plurality of memory modules coupled in parallel to a master I/O module through a bus. Each memory module has independent address and command decoders to enable...
|
|
|
6356995 |
Microcode scalable processor
A processing system in accordance with the present invention is disclosed. The processing system comprises a processor and a microcode sequencer coupled to the processor. The microcode sequencer...
|
|
|
6339819 |
Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer
An enhanced memory algorithmic processor (“MAP”) architecture for multiprocessor computer systems comprises an assembly that may comprise, for example, field programmable gate arrays...
|
|
|
6334075 |
Data processor providing interactive user configuration of data acquisition device storage format
A data processing apparatus includes a storage format setting unit for setting a storage format in an interactive manner in order to store acquisition data, acquired from a control appliance...
|
|
|
6308256 |
Secure execution of program instructions provided by network interactions with processor
A CPU is provided with an ability to modify its operation in accordance with an encryption key. When a program is compiled, the program is modified in order that execution may be performed with the...
|
|
|
6308253 |
RISC CPU instructions particularly suited for decoding digital signal processing applications
A reduced programmable controller for an extensible digital signal processing architecture supports particular instructions to facilitate common digital signal processing operations. These...
|
|
|
6295562 |
System and method for programming a hardware device
A programmable hardware device having a simplified command set is disclosed. The hardware device includes at least one function block circuit and control circuitry for controlling the operation...
|
|
|
6275923 |
Data processing method and apparatus
A data processing apparatus and a data processing method for implementing data-tuning rapidly, in which when CPU is operating based on PROM data, it permits operation to implement while referring...
|
|
|
6223265 |
Single-chip microcomputer synchronously controlling external synchronous memory responsive to memory clock signal and clock enable signal
A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an...
|
|
|
6216217 |
Data processor
A data processor including: a CPU (1) for performing a wait operation upon input of a wait signal (10) to its wait terminal (9); a wait/wait cancel instruction setting register (11) to which the...
|
|
|
6195511 |
Memory alteration system for camera and its control method
In a camera which mounts a microcomputer with an internal flash memory, it is impossible to arbitrarily rewrite the contents of all program areas in the flash memory. In this invention, the flash...
|
|
|
6189085 |
Digital signal processing device
A digital signal processing device (e.g., DSP), employed by electronic musical instruments and the like, is designed to perform a variety of digital signal processings. The digital signal...
|
|
|
6178494 |
Modular, hybrid processor and method for producing a modular, hybrid processor
A method is disclosed for integrating a field programmable gate array (FPGA) with a microprocessor to form a single, multi-chip or stacked, hybrid processor module. The method includes the...
|
|
|
6175913 |
Data processing unit with debug capabilities using a memory protection unit
A data processing unit is described which comprises a central processing unit, a bus coupled with the central processing unit to access a device via address and data lines coupled with the bus. A...
|
|
|
6173390 |
Storage medium driving device, storage medium and data protecting method
A data protecting method wherein a resident control program which is stored as to be resident in a storage medium driving device judges on the basis of instruction from an executing device for...
|
|
|
6170048 |
PC circuits, systems and methods
An improved PC system that includes a main CPU microprocessor, a file-based operating system, and a DSP microprocessor arranged so that the DSP can execute main CPU operations during time intervals...
|
|
|
6154834 |
Detachable processor module containing external microcode expansion memory
An electronic system and a processing unit supporting a flexible microcode space and Basic Input/Output System (BIOS) space. The electronic system features a first circuit board having a connector...
|
|
|
6138229 |
Customizable instruction set processor with non-configurable/configurable decoding units and non-configurable/configurable execution units
A customizable instruction-set processor (10) implements complex, time-consuming operations by reconfiguring a portion of an instruction execution unit (34) to perform a group of specific functions...
|
|
|
6099585 |
System and method for streamlined execution of instructions
A system and method for the streamlined execution of complex or repeating instructions. The method comprises creating a specialized instruction unit for executing a group of operations and then...
|
|
|
6072726 |
Method for copying flash memory with duplexed processor board
The present invention discloses a method for copying flash memories of multiple processor boards without the need of a separate copying device. Particularly, the present invention discloses a...
|
|
|
6067615 |
Reconfigurable processor for executing successive function sequences in a processor operation
A digital processor with reconfigurable architecture includes a processor input and a processor output. A library stores a plurality of related function sequences for executing a processor...
|
|
|
6032221 |
Flash memory embedded microcomputer
A flash memory capable of solving a problem of a conventional flash memory in that it requires considerable time and effort to measure supply voltages generated in the flash memory during writing,...
|
|
|
6032248 |
Microcontroller including a single memory module having a data memory sector and a code memory sector and supporting simultaneous read/write access to both sectors
A microcontroller having a special function register to internally select between internal memory and external memory on the fly. Two data pointers in conjunction with the special function register...
|
|
|
6029239 |
Configuring a communications system with a configurable data transfer architecture
A communications system utilizes an embedded Digital Signal Processor (DSP), a DSP interface and memory architecture, a micro-controller interface, a DSP operating system (OS), a data flow model,...
|
|
|
6026480 |
Processor having bug avoidance function and method for avoiding bug in processor
A reconfigurable circuit wherein part or all of an instruction or a result of decoding thereof and output of said register file are inputted and a circuit structure thereof can be changed by an...
|