|
Match
|
Document |
Document Title |
|
|
7620796 |
System and method for acceleration of streams of dependent instructions within a microprocessor
A system and method for accelerated processing of streams of dependent instructions, such as those encountered in the G.726 codec, in a microprocessor or microprocessor-based system/chip. In a...
|
|
|
7610475 |
Programmable logic configuration for instruction extensions
A processing system with reconfigurable instruction extensions includes a processor, programmable logic, a register file, and a load/store module. The processor executes a computer program...
|
|
|
7539848 |
Configurable logic fabric including two fixed logic processors with individual interface to receive availability signal from custom operation code configured processor
A system is disclosed comprising a logic circuit in an integrated circuit device, wherein the logic circuit comprises a logic fabric that includes a plurality of configurable logic blocks,...
|
|
|
7536533 |
MCU based motor controller with pre-load register and DMA controller
A method is disclosed for generating a sequential pattern of motor control instructions under control of a microcontroller for the purpose of controlling a motor. A pattern of motor control...
|
|
|
7533246 |
Application program execution enhancing instruction set generation for coprocessor and code conversion with marking for function call translation
A method for automatically configuring a microprocessor architecture so that it is able to efficiently exploit instruction level parallelism in a particular application. Executable code for another...
|
|
|
7529908 |
Method and apparatus for unified exception handling with distributed exception identification
A system, method and tangible medium for unified exception handling with distributed exception identification includes a packet processing pipeline with at least two processing stages for...
|
|
|
7516303 |
Field programmable gate array and microcontroller system-on-a-chip
A system-on-a-chip integrated circuit has a field programmable gate array core having logic clusters, static random access memory modules, and routing resources, a field programmable gate array...
|
|
|
7500083 |
Accelerated processing with scheduling to configured coprocessor for molecular data type by service and control coprocessor upon analysis of software code
An accelerated processing system includes one or more conventional processors, one or more coprocessors, and high speed data links between the processors, coprocessors and memory. In an embodiment,...
|
|
|
7493470 |
Processor apparatus and methods optimized for control applications
Apparatus and methods for real-time control using a data processor. In one aspect, the invention comprises an improved processor having one or more extension instructions (and associated supporting...
|
|
|
7457890 |
Integrated multimedia system
An integrated multimedia system having a multimedia processor is disposed in an integrated circuit having a first host processor system coupled to the multimedia processor and a second local...
|
|
|
7447874 |
Method and system for designing a flexible hardware state machine
Method and system for performing hardware tasks using a hardware state machine and a processor is provided. The method includes, setting a breakpoint for a state machine state; running the...
|
|
|
7426500 |
Parallel computer architecture of a cellular type, modifiable and expandable
This processing is distributed among number of simple hexagonal units distributed in a honeycomb layer, consisting of a central hexagram surrounded by six receiving cells, each representing an...
|
|
|
7424417 |
System and method for clock domain grouping using data path relationships
A method and system are disclosed, in a simulation of a design of a digital integrated circuit chip, to limit a number of scan test clocks and chip ports used for testing the chip. Clock domains...
|
|
|
7401333 |
Array of parallel programmable processing engines and deterministic method of operating the same
The present invention provides an array of parallel programmable processing engines interconnected by a switching network. At least some of the processing engines execute a thread, and at least...
|
|
|
7373481 |
Distributed-structure-based parallel module structure and parallel processing method
A Distributed-Structure-based parallel module structure and parallel processing method. One object is to provide a novel sequence-net computer architecture. A parallel operating structure with N+1...
|
|
|
7340585 |
Method and system for fast linked processor in a system on a chip (SoC)
A fast linked multiprocessor network ( 22 ) including a plurality of processing modules ( 24, 26, 28, 30, 32 , and 34 ) implemented on a field programmable gate array ( 10 ) and a plurality of...
|
|
|
7337301 |
Designing configurable processor with hardware extension for instruction extension to replace searched slow block of instructions
A design apparatus for designing a configurable processor for an application, includes an analysis unit that analyzes the content of a program to be executed by the processor; a hardware extension...
|
|
|
7333659 |
Picture encoder and picture encoding method
An encoder and an encoding method capable of improving the transfer efficiency in an encoding process is provided. The encoder determines the number of removed bit planes in order that the quantity...
|
|
|
7308560 |
Processing unit
A digital signal processing unit includes a control unit and a data computing unit. An R/L register for distinguishing independent data is disposed in the control unit. An R/L select signal for...
|
|
|
7308488 |
Method, system and program products for distributing portal content processing
The present invention generally relates to a method, system and program product for distributing portal content processing. Specifically, a request for portal content is received on a surrogate...
|
|
|
7305649 |
Automatic generation of a streaming processor circuit
A streaming processor circuit of a processing system is automatically generated by selecting a set of circuit parameters consistent with a set of circuit constraints and generating a representation...
|
|
|
7299427 |
Radio prototyping system
A method for prototyping an integrated circuit may include selecting at least one daughter card for connection to a motherboard. The daughter card is selected having an ability to provide...
|
|
|
7293159 |
Coupling GP processor with reserved instruction interface via coprocessor port with operation data flow to application specific ISA processor with translation pre-decoder
Provides methods, systems and apparatus for coupling a general purpose processor (GPP) to an application specific instruction set processor (ASIP) in such a manner that the GPP can include execute...
|
|
|
7284114 |
Video processing system with reconfigurable instructions
A video processing system with reconfigurable instructions includes a processor, a first register file in the processor, an extension adapter, programmable logic, a second register file coupled to...
|
|
|
7237092 |
Microprocessor circuit for portable data carriers and method for operating the circuit
A microprocessor circuit includes a control unit, a memory for free programming with at least one program having functions, a stack for buffer-storing data, a register bank having at least one...
|
|
|
7194610 |
Processor and pipeline reconfiguration control method
A reconfigurable processor calculates execution times of configuration for executing pipeline processing from hardware configuration information, and fixes a clock cycle until processing ends. A...
|
|
|
7191312 |
Configurable interconnection of multiple different type functional units array including delay type for different instruction processing
An integrated circuit device with a data processing block is provided, the data processing block including a plurality of operation units that are arranged in a matrix, a plurality of first wire...
|
|
|
7181541 |
Host-fabric adapter having hardware assist architecture and method of connecting a host system to a channel-based switched fabric in a data network
A host system is provided with one or more host-fabric adapters installed therein for connecting to a switched fabric of a data network. The host-fabric adapter may comprise a Micro-Engine (ME)...
|
|
|
7167976 |
Interface for integrating reconfigurable processors into a general purpose computing system
The present invention describes a method and system for an interface for integrating reconfigurable processors into a general purpose computing system. In particular, the system resides in a...
|
|
|
7119714 |
Multi-bit digital input using a single pin
Electronic devices, and methods, for transmitting, transferring and/or conveying a multi-bit digital signal as a voltage signal via a single pin. Devices and methods according to the invention...
|
|
|
7107478 |
Data processing system having a Cartesian Controller
A data-processing system includes a data device for selectively storing data and an engine having access to the memory device, the engine supporting a plurality of machine executable programs. A...
|
|
|
7107359 |
Host-fabric adapter having hardware assist architecture and method of connecting a host system to a channel-based switched fabric in a data network
A host system is provided with one or more host-fabric adapters installed therein for connecting to a switched fabric of a data network. The host-fabric adapter may comprise a Micro-Engine (ME)...
|
|
|
7100020 |
Digital communications processor
An integrated circuit ( 203 ) for use in processing streams of data generally and streams of packets in particular. The integrated circuit ( 203 ) includes a number of packet processors ( 307, 313,...
|
|
|
7065754 |
Method and apparatus for switching between multiple implementations of a routine
Method and apparatus for switching between multiple implementations of a routine. A plurality of implementations of a routine are compiled into respective object code modules. In one embodiment,...
|
|
|
7024539 |
Resistor identification configuration circuitry and associated method
Programmable on-chip identification circuitry and associated method are disclosed that provide integrated circuits with the ability to select and report from multiple different vendor and system...
|
|
|
7020854 |
Automated processor generation system for designing a configurable processor and method for the same
An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set,...
|
|
|
7020716 |
Method and system for verifying the hardware implementation of TCP/IP
The present invention provides for a method and system for verifying hardware operation of an Application Specific Integrated Circuit (“ASIC”) chip. The ASIC includes microcode logic for...
|
|
|
7013381 |
Function-variable type digital signal processing apparatus, and method of and program for controlling the same
Herein disclosed is a function-variable type DSP apparatus comprising: a storage section for storing a plurality of DSP microprogram parts; and a plurality of DSP executing sections each for...
|
|
|
7000093 |
Cellular automaton processing microprocessor prefetching data in neighborhood buffer
A cellular automaton cache memory architecture. On a micro-processor that is also capable of executing general-purpose instructions, a cache memory is provided to store instructions and data for...
|
|
|
6983415 |
Computer peripheral device and a processing system having a hypertext interpretation section and control method therefor
A web browser section provided in a scanner comprises a management table for relating URLs and setup values to each other and managing them and a URL interpretation section. A URL entered from a...
|
|
|
6983357 |
Hardware accelerator for an object-oriented programming language
A method and apparatus for accelerating an object-oriented programming language are provided at a hardware gate level. In a Java-compliant embodiment, a Java Application framework is implemented in...
|
|
|
6973357 |
Method and configuration system for producing an application-specific functional module for a programmable controller
A method and configuration system are used for producing an application-specific functional module from a predefined functional module for a programmable controller. In this context, a marking...
|
|
|
6965960 |
xDSL symbol processor and method of operating same
A logical pipeline or logical hybrid pipeline is used for an xDSL communication system, and particularly for processing DMT symbols. This flexible arrangement permits easy and efficient sequencing...
|
|
|
6963554 |
Microwire dynamic sequencer pipeline stall
A Time Division Multiple Access (TDMA) mobile station architecture consuming less power and random access memory (RAM) is presented herein. The mobile station includes a system timer coprocessor...
|
|
|
6954845 |
Reconfigurable instruction set computing
A system and method for adding reconfigurable computational instructions to a reduced instruction set computer. A computer program contains instruction extensions not native to the instruction set...
|
|
|
6931513 |
Data converter with statistical domain output
An integrated circuit having statistical processing capability. The integrated circuit has an input for receiving input data in a first data domain. A data converter is provided for converting...
|
|
|
6918025 |
IC with wait state registers
A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for...
|
|
|
6918019 |
Network and networking system for small discontiguous accesses to high-density memory devices
A networking system consists of multiple computing devices connected to multiple networking processing engines each containing a memory system including a random access device (RAM). The RAM device...
|
|
|
6901503 |
Data processing circuits and interfaces
An integrated circuit contains a microprocessor core, program memory and separate data storage, together with analog and digital signal processing circuitry. The ALU is 16 bits wide, but a 32-bit...
|
|
|
6862325 |
Multi-standard channel decoder
The invention relates to a multi-standard digital receiver, in a digital video transmission system. It comprises a channel decoder for protecting a transmitted signal against channel transmission...
|